AD7682 datasheet(7/35 Pages) AD

7 / 35 page

Data Sheet

AD7682/AD7689

Rev. H | Page 7 of 35

TIMING SPECIFICATIONS

VDD = 4.5 V to 5.5 V, VIO = 1.8 V to VDD, all specifications TMIN to TMAX, unless otherwise noted.

Table 4.

Parameter1

Symbol

Min

Typ

Max

Unit

CONVERSION TIME

CNV Rising Edge to Data Available

tCONV

2.2

µs

ACQUISITION TIME

tACQ

1.8

µs

TIME BETWEEN CONVERSIONS

tCYC

4.0

µs

DATA WRITE/READ DURING CONVERSION

tDATA

1.2

µs

SCK

Period

tSCK

tDSDO + 2

Low Time

tSCKL

High Time

tSCKH

Falling Edge to Data Remains Valid

tHSDO

Falling Edge to Data Valid Delay

tDSDO

VIO Above 2.7 V

VIO Above 2.3 V

VIO Above 1.8 V

CNV

Pulse Width

tCNVH

Low to SDO D15 MSB Valid

tEN

VIO Above 2.7 V

VIO Above 2.3 V

VIO Above 1.8 V

High or Last SCK Falling Edge to SDO High Impedance

tDIS

Low to SCK Rising Edge

tCLSCK

DIN

Valid Setup Time from SCK Rising Edge

tSDIN

Valid Hold Time from SCK Rising Edge

tHDIN

See Figure 2 and Figure 3 for load conditions.

AD7682 Datasheet(PDF) 7 Page - Analog Devices

AD7682 Datasheet(HTML) 7 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35

Datasheet Download

Link URL