CS5530A datasheet(71/259 Pages) NSC

71 / 259 page

Revision 1.1

www.national.com

Functional Description (Continued)

Table 3-25. User Defined Device 3 (UDEF3) Idle Timer and Trap Related Registers

Bit

Description

F0 Index 81h

Power Management Enable Register 4 (R/W)

Reset Value = 00h

User Defined Device 3 (UDEF3) Idle Timer Enable: Load timer from UDEF3 Idle Timer Count Register (F0 Index A4h) and

generate an SMI when the timer expires. 0 = Disable; 1 = Enable.

If an access occurs in the programmed address range the timer is reloaded with the programmed count.

UDEF3 address programming is at F0 Index C8h (base address register) and CEh (control register).

Top level SMI status is reported at F1BAR+Memory Offset 00h/02h[0].

Second level SMI status is reported at F0 Index 85h/F5h[6].

F0 Index 82h

Power Management Enable Register 3 (R/W)

Reset Value = 00h

User Defined Device 3 (UDEF3) Trap: 0 = Disable; 1 = Enable.

If this bit is enabled and an access occurs in the programmed address range an SMI is generated. UDEF3 address

programming is at F0 Index C8h (base address register) and CEh (control register).

Top level SMI status is reported at F1BAR+Memory Offset 00h/02h[9].

Second level SMI status is reported at F1BAR+Memory Offset 04h/06h[4].

F0 Index A4h-A5h

User Defined Device 3 Idle Timer Count Register (R/W)

Reset Value = 0000h

15:0

User Defined Device 3 (UDEF3) Idle Timer Count: The idle timer loaded from this register determines when the device

configured as UDEF3 is not in use so that it can be power managed. The 16-bit value programmed here represents the

period of inactivity for this device after which the system is alerted via an SMI. The timer is automatically reloaded with the

count value whenever an access occurs to memory or I/O address space configured at F0 Index C8h (base address regis-

ter) and F0 Index CEh (control register). The timer uses a 1 second timebase.

To enable this timer set F0 Index 81h[6] = 1.

Top level SMI status is reported at F1BAR+Memory Offset 00h/02h[0].

Second level SMI status is reported at F0 Index 85h/F5h[6].

F0 Index C8h-CBh

User Defined Device 3 Base Address Register (R/W)

Reset Value = 00000000h

31:0

User Defined Device 3 (UDEF3) Base Address [31:0]: This 32-bit register supports power management (trap and idle

timer resources) for a PCMCIA slot or some other device in the system. The value written is used as the address compara-

tor for the device trap/timer logic. The device can be memory or I/O mapped (configured in F0 Index CEh).

F0 Index CEh

User Defined Device 3 Control Register (R/W)

Reset Value = 00h

Memory or I/O Mapped: User Defined Device 3 is: 0 = I/O; 1 = Memory.

6:0

Mask

If bit 7 = 0 (I/O):

Bit 6

0 = Disable write cycle tracking

1 = Enable write cycle tracking

Bit 5

0 = Disable read cycle tracking

1 = Enable read cycle tracking

Bits 4:0

Mask for address bits A[4:0]

If bit 7 = 1 (M/IO):

Bits 6:0

Mask for address memory bits A[15:9] (512 bytes min. and 64 KB max.) and A[8:0] are ignored.

Note: A “1” in a mask bit means that the address bit is ignored for comparison.

CS5530A Datasheet(PDF) 71 Page - National Semiconductor (TI)

CS5530A Datasheet(HTML) 71 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL