| Electronic Components Datasheet Search |
|
CS5530A Datasheet(PDF) 13 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
CS5530A Datasheet(HTML) 13 Page - National Semiconductor (TI) |
|
13 / 259 page ![]() Revision 1.1 13 www.national.com 2.0 Signal Definitions This section defines the signals and describes the external interface of the Geode CS5530A. Figure 2-1 shows the pins organized by their functional groupings (internal test and electrical pins are not shown). Figure 2-1. CS5530A Signal Groups EXTVREFIN IOUTG IOUTB AVSS1-5 IOUTR AVDD1-3 AD[31:0] C/BE[3:0]# PAR HOLD_REQ# FRAME# TRDY# STOP# LOCK# DEVSEL# REQ# GNT# SERR# INTA#-INTD# IRQ13 INTR SMI# IDE_DACK1# IDE_IORDY0 ROM Interface PCI Bus CPU Interface PSERIAL SUSP# SUSPA# KBROMCS# IRDY# PERR# SUSP_3V IDE_IOW1# IDE_IOW0# IDE_IOR0# IDE_IOR1# Geode™ CS5530A IDE_DATA[15:0] IDE_ADDR[2:0] IDE_RST# IDE_CS0# IDE_CS1# IDE_DREQ1 IDE_DACK0# IDE_DREQ0 IDE_IORDY1 TVCLK DCLK PCICLK ISACLK Clocks CLK_32K CLK14_MHZ Reset PCI_RST# POR# CPU_RST USBCLK D+_PORT1 D–_PORT1 D+_PORT2 D–_PORT2 USB POWER_EN OVER_CUR# SDATA_OUT SDATA_IN SYNC BIT_CLK PC_BEEP Audio Interface I/O Companion PCLK HSYNC_OUT HSYNC VSYNC PIXEL[23:0] FP_DATA17 (MASTER#) FP_CLK (No Function) Display: Pixel Display: CRT ENA_DISP VSYNC_OUT DDC_SCL DDC_SDA FP_HSYNC_OUT (SMEMW#) FP_CLK_EVEN (No Function) FP_VSYNC_OUT (SMEMR#) IREF FP_DISP_ENA_OUT (No Function) FP_ENA_VDD (No Function) FP_ENA_BKL (No Function) FP_HSYNC (No Function) FP_VSYNC (No Function) Analog Display: MPEG PLLDVD PLLVAA DCLKPLL Analog Port PLLAGD PLLDGN VID_RDY VID_VAL VID_CLK VID_DATA[7:0] SA[19:16] (SA_DIR) SA_LATCH SBHE# BALE IOCHRDY ZEROWS# IOR# IOW# MEMCS16# MEMR# MEMW# AEN DRQ[7:5], [3:0] DACK#[7:5], [3:0] TC IRQ[15:14], [12:9], [7:3], 1 ISA Bus IRQ8# IOCS16# (SD[15:0]) SA[15:0]/SD[15:0] GPCS# GPORT_CS# (SA[23:20]) GPIO[7:4]/SA[23:20] GPIO[3:2] GPIO1/SDATA_IN2 GPIO0 Game Port/ GPIO SMEMW#/RTCCS# SMEMR#/RTCALE FP_DATA16 (SA_OE#) FP_DATA[15:0] (SA[15:0]) External RTC Display: TFT/TV Note: Pins that change function when ISA Master mode is invoked are repre- sented with the ISA Mas- ter Mode function signal name in parenthesis. IDE Controller |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |