Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

TPS25940 Datasheet(PDF) 3 Page - Texas Instruments

Click here to check the latest version.
Part # TPS25940
Description  2.7-V to 18-V eFuse with Integrated Short-to-Battery Protection
PDF  50 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

TPS25940 Datasheet(HTML) 3 Page - Texas Instruments

  TPS25940 Datasheet HTML 1Page - Texas Instruments TPS25940 Datasheet HTML 2Page - Texas Instruments TPS25940 Datasheet HTML 3Page - Texas Instruments TPS25940 Datasheet HTML 4Page - Texas Instruments TPS25940 Datasheet HTML 5Page - Texas Instruments TPS25940 Datasheet HTML 6Page - Texas Instruments TPS25940 Datasheet HTML 7Page - Texas Instruments TPS25940 Datasheet HTML 8Page - Texas Instruments TPS25940 Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 50 page
background image
16
15
14
13
12
11
1
2
3
4
5
6
DEVSLP
PGOOD
PGTH
OUT
OUT
OUT
GND
OVP
EN
IN
IN
IN
Thermal
Pad
3
TPS25940-Q1
www.ti.com
SLVSDJ0C – MAY 2016 – REVISED JULY 2018
Product Folder Links: TPS25940-Q1
Submit Documentation Feedback
Copyright © 2016–2018, Texas Instruments Incorporated
5 Pin Configuration and Functions
RVC Package
20-Pin WQFN
Top View
Pin Functions
PIN
TYPE
DESCRIPTION
NO.
NAME
1
DEVSLP
I
Active high. DevSleep mode control. A high at this pin activates the DevSleep
mode (low power mode). If unused, leave floating or connect it to GND
2
PGOOD
O
Active high. A high indicates PGTH has crossed the threshold value. It is an open
drain output. If unused, leave floating
3
PGTH
I
Positive input of PGOOD comparator. If unused connect to OUT or GND
4
OUT
O
Power output of the device
5
6
7
8
9
IN
I
Power input and supply voltage of the device
10
11
12
13
14
EN/UVLO
I
Input for setting programmable undervoltage lockout threshold. An undervoltage
event opens internal FET and assert FLT to indicate power-failure
15
OVP
I
Input for setting programmable overvoltage protection threshold. An overvoltage
event opens the internal FET and assert FLT to indicate overvoltage
16
GND
—
Ground. The GND terminal must be connected to the exposed PowerPAD. This
PowerPAD must be connected to a PCB ground plane using multiple vias for
good thermal performance
17
ILIM
I/O
A resistor from this pin to GND sets the overload and short-circuit current limit
18
dVdT
I/O
A capacitor from this pin to GND sets the ramp rate of output voltage
19
IMON
O
This pin sources a scaled down ratio of current through the internal FET. A
resistor from this pin to GND converts current to proportional voltage, used as
analog current monitor. If unused, leave floating
20
FLT
O
Fault event indicator, goes low to indicate fault condition because of
undervoltage, overvoltage, reverse voltage and thermal shutdown event. It is an
open drain output. If unused, leave floating



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com