Electronic Components Datasheet Search
  English  ▼

X  

TPS25940 Datasheet(PDF) 7 Page - Texas Instruments

Click here to check the latest version.
Part # TPS25940
Description  2.7-V to 18-V eFuse with Integrated Short-to-Battery Protection
PDF  50 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

TPS25940 Datasheet(HTML) 7 Page - Texas Instruments

Back Button TPS25940 Datasheet HTML 3Page - Texas Instruments TPS25940 Datasheet HTML 4Page - Texas Instruments TPS25940 Datasheet HTML 5Page - Texas Instruments TPS25940 Datasheet HTML 6Page - Texas Instruments TPS25940 Datasheet HTML 7Page - Texas Instruments TPS25940 Datasheet HTML 8Page - Texas Instruments TPS25940 Datasheet HTML 9Page - Texas Instruments TPS25940 Datasheet HTML 10Page - Texas Instruments TPS25940 Datasheet HTML 11Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 50 page
background image
7
TPS25940-Q1
www.ti.com
SLVSDJ0C – MAY 2016 – REVISED JULY 2018
Product Folder Links: TPS25940-Q1
Submit Documentation Feedback
Copyright © 2016–2018, Texas Instruments Incorporated
6.6 Timing Requirements
–40°C
≤ TJ = TA ≤ 125°C, 2.7 V ≤ V(IN) = 18 V, V(EN/UVLO) = 2 V, V(OVP) = V(DEVSLP) = V(PGTH) = 0 V, R(ILIM) = 150 kΩ, C(OUT) = 1
µF, C(dVdT) = OPEN, PGOOD = FLT = IMON = OPEN. Positive current into terminals. All voltages referenced to GND (unless
otherwise noted). See Figure 42 for the timing diagrams.
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
ENABLE and UVLO INPUT
tON(dly)
EN turnon delay
EN/UVLO
↑ (100 mV above V(ENR)) to V(OUT) = 100 mV,
C(dVdT) < 0.8 nF
220
µs
EN/UVLO
↑ (100 mV above V(ENR)) to V(OUT) = 100 mV,
C(dVdT) ≥ 0.8 nF, [C(dVdT) in nF]
100 + 150 ×
C(dVdT)
µs
tOFF(dly)
EN turnoff delay
EN/UVLO
↓ (100 mV below V(ENF)) to FLT↓
2
µs
OVERVOLTAGE PROTECTION INPUT (OVP)
tOVP(dly)
OVP disable delay
OVP
↑ (100 mV above V(OVPR)) to FLT↓
2
µs
OUTPUT RAMP CONTROL (dV/dT )
tdVdT
Output ramp time
EN/UVLO
↑ to V(OUT) = 4.5 V, with C(dVdT) = open
0.12
ms
EN/UVLO
↑ to V(OUT) = 11 V, with C(dVdT) = open
0.25
0.37
0.5
EN/UVLO
↑ to V(OUT) = 11 V, with C(dVdT) = 1 nF
0.97
CURRENT LIMIT
tFASTRIP(dly)
Fast-trip comparator delay
I(OUT) > I(FASTRIP)
200
ns
REVERSE PROTECTION COMPARATOR
tREV(dly)
Reverse protection comparator
delay
(V(IN) – V(OUT))↓ (1 mV overdrive below V(REVTH)) to FLT↓
10
µs
(V(IN) – V(OUT))↓ (10 mV overdrive below V(REVTH)) to FLT↓
1
tFWD(dly)
(V(IN) – V(OUT))↑ (10 mV overdrive above V(FWDTH)) to FLT↑
3.1
POWER-GOOD COMPARATOR OUTPUT (PGOOD): ACTIVE HIGH
tPGOODR
PGOOD delay (de-glitch) time
Rising edge
0.42
0.54
0.66
ms
tPGOODF
Falling edge
0.42
0.54
0.66
ms
THERMAL SHUT DOWN (TSD)
Retry delay in TSD
TPS25940-Q1 Only
128
ms



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com