| Electronic Components Datasheet Search |
|
LPC47M192 Datasheet(PDF) 127 Page - SMSC Corporation |
|
|
|||||||||||||||||||||||||||||
LPC47M192 Datasheet(HTML) 127 Page - SMSC Corporation |
|
127 / 228 page ![]() SMSC DS – LPC47M192 Page 127 Rev. 03/30/05 DATASHEET JOYW OUTA,B JOYR VREF TIMA,B 2 3 VREF t1 The game port register is defined below. It is a runtime register located at the address programmed into the base I/O address (GAME_PORT) in Logical Device 9. Note: Register 0x60 is the high byte; 0x61 is the low byte. For example, to set the primary base address to 1234h, write 12h into 0x60, and 34h into 0x61. When the activate bit in Logical Device 9 is cleared, it prevents the base I/O address for the game port from being decoded. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |