Electronic Components Datasheet Search
  English  ▼

X  

AD9152 Datasheet(PDF) 40 Page - Analog Devices

Part # AD9152
Description  TxDAC Digital-to-Analog Converter
PDF  103 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD9152 Datasheet(HTML) 40 Page - Analog Devices

Back Button AD9152 Datasheet HTML 36Page - Analog Devices AD9152 Datasheet HTML 37Page - Analog Devices AD9152 Datasheet HTML 38Page - Analog Devices AD9152 Datasheet HTML 39Page - Analog Devices AD9152 Datasheet HTML 40Page - Analog Devices AD9152 Datasheet HTML 41Page - Analog Devices AD9152 Datasheet HTML 42Page - Analog Devices AD9152 Datasheet HTML 43Page - Analog Devices AD9152 Datasheet HTML 44Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 40 / 103 page
background image
AD9152
Data Sheet
Rev. B | Page 40 of 103
Link Delay
The link delay of a JESD204B system is the sum of the fixed and
variable delays from the transmitter, channel, and receiver as
shown in Figure 49.
For proper functioning, all lanes on the link must be read during
the same LMFC period. Section 6.1 of the JESD204B specification
states that the LMFC period must be larger than the maximum
link delay. For the AD9152, this is not necessarily the case; instead,
the AD9152 uses a local LMFC for the link (LMFCRx) that can
be delayed from the SYSREF± aligned LMFC. Because the LMFC
is periodic, this can account for any amount of fixed delay. As a
result, the LMFC period must only be larger than the variation in
the link delays, and the AD9152 can achieve proper performance
with a smaller total latency. Figure 47 and Figure 48 show a case
where the link delay is larger than an LMFC period. Note that it
can be accommodated by delaying LMFCRx.
ILAS
DATA
POWER CYCLE
VARIANCE
LMFC
ALIGNED DATA
EARLY ARRIVING
LMFC REFERENCE
LATE ARRIVING
LMFC REFERENCE
Figure 47. Link Delay > LMFC Period Example
ILAS
DATA
FRAME CLOCK
POWER CYCLE
VARIANCE
LMFC
ALIGNED DATA
LMFCRX
LMFC DELAY
LMFC REFERENCE FOR ALL POWER CYCLES
Figure 48. LMFC_DELAY_x to Compensate for Link Delay > LMFC
ILAS
ILAS
FIXED DELAY
VARIABLE
DELAY
POWER CYCLE
VARIANCE
DATA
LMFC
ALIGNED DATA
AT Rx OUTPUT
DATA AT
Tx INPUT
DATA
DSP
CHANNEL
LOGIC DEVICE
(JESD204B Tx)
JESD204B Rx
DAC
LINK DELAY = DELAYFIXED + DELAYVARIABLE
Figure 49. JESD204B Link Delay = Fixed Delay + Variable Delay



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com