Electronic Components Datasheet Search
  English  ▼

X  

AD9152 Datasheet(PDF) 6 Page - Analog Devices

Part # AD9152
Description  TxDAC Digital-to-Analog Converter
PDF  103 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD9152 Datasheet(HTML) 6 Page - Analog Devices

Back Button AD9152 Datasheet HTML 2Page - Analog Devices AD9152 Datasheet HTML 3Page - Analog Devices AD9152 Datasheet HTML 4Page - Analog Devices AD9152 Datasheet HTML 5Page - Analog Devices AD9152 Datasheet HTML 6Page - Analog Devices AD9152 Datasheet HTML 7Page - Analog Devices AD9152 Datasheet HTML 8Page - Analog Devices AD9152 Datasheet HTML 9Page - Analog Devices AD9152 Datasheet HTML 10Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 103 page
background image
AD9152
Data Sheet
Rev. B | Page 6 of 103
DIGITAL SPECIFICATIONS
AVDD33 = 3.3 V, SIOVDD33 = 3.3 V, IOVDD = 1.8 V, DVDD12 = 1.2 V, CVDD12 = 1.2 V, PVDD12 = 1.2 V, PLLVDD12 = 1.2 V,
SVDD12 = 1.2 V, SDVDD12 = 1.2 V, VTT = 1.2 V, TA = −40°C to +85°C, IOUTFS = 20 mA, unless otherwise noted.
Table 2.
Parameter
Symbol
Test Conditions/Comments
Min
Typ
Max
Unit
CMOS INPUT LOGIC LEVEL
Input Voltage Logic
VIN
High
1.8 V ≤ IOVDD ≤ 3.3 V
0.7 × IOVDD
V
Low
1.8 V ≤ IOVDD ≤ 3.3 V
0.3 × IOVDD
V
CMOS OUTPUT LOGIC LEVEL
Output Voltage Logic
VOUT
High
1.8 V ≤ IOVDD ≤ 3.3 V
0.7 × IOVDD
V
Low
1.8 V ≤ IOVDD ≤ 3.3 V
0.3 × IOVDD
V
MAXIMUM DAC UPDATE RATE1
DVDD12 = CVDD12 = PVDD12 =
1.3 V ± 2%
1× interpolation2
1238
MSPS
2× interpolation
2250
MSPS
4× interpolation
2250
MSPS
8× interpolation
2250
MSPS
ADJUSTED DAC UPDATE RATE
DVDD12 = CVDD12 = PVDD12 =
1.3 V ± 2%
1× interpolation
1238
MSPS
2× interpolation
1125
MSPS
4× interpolation
562.5
MSPS
8× interpolation
281.25
MSPS
INTERFACE3
Number of JESD204B Lanes
4
Lanes
JESD204B Serial Interface Speed
SVDD12 = SDVDD12 = PLLVDD12 =
1.3 V ± 2%
Minimum
Per lane
1.44
Gbps
Maximum
Per lane
12.38
Gbps
DAC CLOCK INPUT (DACCLK±)
Differential Peak-to-Peak Voltage
400
1000
2000
mV
Common-Mode Voltage
Self biased input, ac-coupled
600
mV
Maximum Clock Rate
DVDD12 = CVDD12 = PVDD12 =
1.3 V ± 2%
2250
MHz
REFERENCE CLOCK INPUT (REFCLK±)
Differential Peak-to-Peak Voltage
400
1000
2000
mV
Common-Mode Voltage
Self biased input, ac-coupled
600
mV
Input Clock Frequency (PLL
Mode)
6 GHz ≤ fVCO ≤ 12 GHz
70
1000
MHz
SYSTEM REFERENCE INPUT
(SYSREF±)
Differential Peak-to-Peak
Voltage
400
1000
2000
mV
Common-Mode Voltage
0
2000
mV
SYSREF± Frequency4
fDATA/(K × S)
Hz
SYSREF± TO DAC CLOCK5
SYSREF± differential swing = 1.2 V,
slew rate = 6.3 V/ns, hysteresis off (ac-
coupled, and 0 V, 0.6 V, 1.25 V, 2.0 V dc-
coupled common-mode voltages)
Setup Time
tSSD
−6
ps
Hold Time
tHSD
224
ps
Keep Out Window
KOW
218
ps



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com