Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

PC8374T Datasheet(PDF) 20 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
Part # PC8374T
Description  SafeKeeper Desktop Trustedl/O
PDF  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NSC [National Semiconductor (TI)]
Direct Link  http://www.national.com
Logo NSC - National Semiconductor (TI)

PC8374T Datasheet(HTML) 20 Page - National Semiconductor (TI)

Back Button PC8374T Datasheet HTML 16Page - National Semiconductor (TI) PC8374T Datasheet HTML 17Page - National Semiconductor (TI) PC8374T Datasheet HTML 18Page - National Semiconductor (TI) PC8374T Datasheet HTML 19Page - National Semiconductor (TI) PC8374T Datasheet HTML 20Page - National Semiconductor (TI) PC8374T Datasheet HTML 21Page - National Semiconductor (TI) PC8374T Datasheet HTML 22Page - National Semiconductor (TI) PC8374T Datasheet HTML 23Page - National Semiconductor (TI) PC8374T Datasheet HTML 24Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 20 / 48 page
background image
1.0 Signal/Pin Connection and Description (Continued)
www.national.com
20
Revision 1.1
GPO11
117
VSB3
PU30
Programmable1
GPO12-13
122, 125
VDD3
PU30
Programmable1
Glue Functions
PWRGD_PS
82
VSB3
PU90
CPU_PRESENT
83
VSB3
PU90
PRIMARY_HD
67
VDD3
PU90
SECONDARY_HD
68
VDD3
PU90
SCSI
69
VDD3
PU90
Trusted Platform Module (TPM)
TPM_PP
123
VSB3
PD30
Programmable7
IOPA6
123
VSB3
PU30/PD30 Programmable8
IOPA0, IOPA1
101, 91
VSB3
PU30
Programmable8
Strap Configuration
BADDR
30
VDD3
PU30
Strap9
TRIS
26
VDD3
PU30
Strap9
TEST
27
VDD3
PU30
Strap9
VsbStrap1
117
VSB3
PU30
Strap10
VddStrap1
122
VDD3
PU30
Strap9
VddStrap2
125
VDD3
PU30
Strap9
1. Default at reset: enabled.
2. Enabled only when the OD6 buffer type is selected (OD6 is the default at reset).
3. Alternate function at reset: enabled.
4. Default at reset: PD enabled.
5. Default at reset: disabled.
6. Alternate function at reset: disabled.
7. Controlled by TPM. Default at reset: enabled.
8. Controlled by TPM. Default at reset: disabled.
9. Active only during VDD Power-Up reset.
10. Active only during VSB Power-Up reset.
Table 3. Internal Pull-Up and Pull-Down Resistors (Continued)
Signal
Pin(s)
Power Well
Type
Comments



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com