Electronic Components Datasheet Search
  English  ▼

X  

9883 Datasheet(PDF) 47 Page - Intel Corporation

Part # 9883
Description  Advanced 10/100 Umnmanaged Repeater
PDF  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTEL [Intel Corporation]
Direct Link  http://www.intel.com
Logo INTEL - Intel Corporation

9883 Datasheet(HTML) 47 Page - Intel Corporation

Back Button 9883 Datasheet HTML 43Page - Intel Corporation 9883 Datasheet HTML 44Page - Intel Corporation 9883 Datasheet HTML 45Page - Intel Corporation 9883 Datasheet HTML 46Page - Intel Corporation 9883 Datasheet HTML 47Page - Intel Corporation 9883 Datasheet HTML 48Page - Intel Corporation 9883 Datasheet HTML 49Page - Intel Corporation 9883 Datasheet HTML 50Page - Intel Corporation 9883 Datasheet HTML 51Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 47 / 56 page
background image
Advanced 10/100 Unmanaged Repeater — LXT9883/9863
Datasheet
47
Document #: 249115
Revision #: 003
Rev. Date: 08/07/01
Table 25. 100BASE-TX Transceiver Electrical Characteristics
Parameter
Symbol
Min
Typ
1
Max
Units
Test Conditions
Peak differential output voltage
(single ended)
VP
0.95
1.0
1.05
V
Note 2
Signal amplitude symmetry
–
98
–
102
%
Note 2
Signal rise/fall time
Trf
3.0
–
5.0
ns
Note 2
Rise/fall time symmetry
Trfs
––
0.5
ns
Note 2
Duty cycle distortion
––
–
+/- 0.5
ns
Offset from 8 ns pulse width at 50%
of pulse peak,
Overshoot
Vo
––
5%
–
1. Typical values are at 25 °C and are for design aid only; not guaranteed and not subject to production testing.
2. Measured at line side of transformer, line replaced by 100
Ω (±1%) resistor.
Table 26. 10BASE-T Transceiver Electrical Characteristics
Parameter
Symbol
Min
Typ
1
Max
Units
Test Conditions
Transmitter
Peak differential output voltage
VP
2.2
2.5
2.8
V
Measured at line side of
transformer, line replaced by 100
Ω
(± .1%) resistor
Transmit timing jitter addition
2
–
8
–
24
ms
0 line length for internal MAU
Transmit timing jitter added by the
MAU and PLS sections
2, 3
–
0
–
11
ns
After line model specified by IEEE
802.3 for 10BASE-T internal MAU
Receiver
Receive input impedance
ZIN
–
20
–
k
Ω
Between TPIP/TPIN
Differential Squelch Threshold
VDS
–
390
–
mV
5 MHz square wave input,
750 mVpp
1. Typical values are at 25 °C and are for design aid only; not guaranteed and not subject to production testing.
2. Parameter is guaranteed by design; not subject to production testing.
3. IEEE 802.3 specifies maximum jitter additions at 1.5 ns for the AUI cable, 0.5 ns from the encoder, and 3.5 ns from the MAU.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com