NTP53X2 datasheet(131/133 Pages) NXP

131 / 133 page

NXP Semiconductors

NTP53x2

NTAG 5 link - NFC Forum-compliant I2C bridge

NTP53x2

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 3.3 — 3 July 2020

COMPANY PUBLIC

544533

131 / 133

Figures

Fig. 1.

NTAG 5 link overview ....................................... 1

Fig. 2.

Block diagram NTAG 5 link ...............................8

Fig. 3.

Pin configuration for XQFN16 package .............9

Fig. 4.

Pin configuration for TSSOP16 package .........10

Fig. 5.

Pin configuration for SO8 package ..................10

Fig. 6.

State Machine and State Transitions .............. 61

Fig. 7.

I2C Master write principle ............................... 87

Fig. 8.

I2C Master read principle ................................88

Fig. 9.

I2C bus protocol ..............................................99

Fig. 10.

READ MEMORY and WRITE MEMORY

command .......................................................102

Fig. 11.

READ REGISTER and WRITE REGISTER

command .......................................................103

Fig. 12.

Pulse Width Modulation Example ..................105

Fig. 13.

Energy harvesting example circuit ................ 108

Fig. 14.

Concept of memory areas .............................110

Fig. 15.

Package outline XQFN16 ..............................118

Fig. 16.

Package outline TSSOP16 ............................119

Fig. 17.

Package outline SO8 .................................... 120

NTP53X2 Datasheet(PDF) 131 Page - NXP Semiconductors

NTP53X2 Datasheet(HTML) 131 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL