Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

PCM1820 Datasheet(PDF) 83 Page - Texas Instruments

Click here to check the latest version.
Part # PCM1820
Description  TLV320ADC6120 2-Channel, 768-kHz, Burr-BrownTM Audio ADC
PDF  130 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

PCM1820 Datasheet(HTML) 83 Page - Texas Instruments

Back Button PCM1820 Datasheet HTML 79Page - Texas Instruments PCM1820 Datasheet HTML 80Page - Texas Instruments PCM1820 Datasheet HTML 81Page - Texas Instruments PCM1820 Datasheet HTML 82Page - Texas Instruments PCM1820 Datasheet HTML 83Page - Texas Instruments PCM1820 Datasheet HTML 84Page - Texas Instruments PCM1820 Datasheet HTML 85Page - Texas Instruments PCM1820 Datasheet HTML 86Page - Texas Instruments PCM1820 Datasheet HTML 87Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 83 / 130 page
background image
8.6.2.27 INT_LTCH0 Register (Address = 0x36) [Reset = 0x0]
INT_LTCH0 is shown in Figure 8-97 and described in Table 8-82.
Return to the Table 8-55.
This register is the latched Interrupt readback register 0.
Figure 8-97. INT_LTCH0 Register
7
6
5
4
3
2
1
0
INT_LTCH0
INT_LTCH0
INT_LTCH0
INT_LTCH0
INT_LTCH0
RESERVED
RESERVED
RESERVED
R-0b
R-0b
R-0b
R-0b
R-0b
R-0b
R-0b
R-0b
Table 8-82. INT_LTCH0 Register Field Descriptions
Bit
Field
Type
Reset
Description
7
INT_LTCH0
R
0b
Interrupt caused by an ASI bus clock error (self-clearing bit).
0d = No interrupt
1d = Interrupt
6
INT_LTCH0
R
0b
Interrupt caused by PLL LOCK (self-clearing bit).
0d = No interrupt
1d = Interrupt
5
INT_LTCH0
R
0b
Interrupt caused by ASI input mixing channel saturation alert (self
clearing bit).
0d = No interrupt
1d = Interrupt
4
INT_LTCH0
R
0b
Interrupt caused by VAD power up detect (self clearing bit).
0d = No interrupt
1d = Interrupt
3
INT_LTCH0
R
0b
Interrupt caused by VAD power down detect (self clearing bit).
0d = No interrupt
1d = Interrupt
2
RESERVED
R
0b
Reserved bit; Write only reset value
1
RESERVED
R
0b
Reserved bit; Write only reset value
0
RESERVED
R
0b
Reserved bit; Write only reset value
www.ti.com
TLV320ADC6120
SBASA92A – DECEMBER 2020 – REVISED JUNE 2021
Copyright © 2021 Texas Instruments Incorporated
Submit Document Feedback
83
Product Folder Links: TLV320ADC6120



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com