Electronic Components Datasheet Search
  English  ▼

X  

PCM1820 Datasheet(PDF) 85 Page - Texas Instruments

Click here to check the latest version.
Part # PCM1820
Description  TLV320ADC6120 2-Channel, 768-kHz, Burr-BrownTM Audio ADC
PDF  130 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

PCM1820 Datasheet(HTML) 85 Page - Texas Instruments

Back Button PCM1820 Datasheet HTML 81Page - Texas Instruments PCM1820 Datasheet HTML 82Page - Texas Instruments PCM1820 Datasheet HTML 83Page - Texas Instruments PCM1820 Datasheet HTML 84Page - Texas Instruments PCM1820 Datasheet HTML 85Page - Texas Instruments PCM1820 Datasheet HTML 86Page - Texas Instruments PCM1820 Datasheet HTML 87Page - Texas Instruments PCM1820 Datasheet HTML 88Page - Texas Instruments PCM1820 Datasheet HTML 89Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 85 / 130 page
background image
8.6.2.29 BIAS_CFG Register (Address = 0x3B) [Reset = 0x0]
BIAS_CFG is shown in Figure 8-99 and described in Table 8-84.
Return to the Table 8-55.
This register is the bias and ADC configuration register
Figure 8-99. BIAS_CFG Register
7
6
5
4
3
2
1
0
RESERVED
MBIAS_VAL[2:0]
RESERVED
ADC_FSCALE[1:0]
R-0b
R/W-000b
R-00b
R/W-00b
Table 8-84. BIAS_CFG Register Field Descriptions
Bit
Field
Type
Reset
Description
7
RESERVED
R
0b
Reserved bit; Write only reset value
6-4
MBIAS_VAL[2:0]
R/W
000b
MICBIAS value.
0d = Microphone bias is set to VREF (2.750 V, 2.500 V, or 1.375 V)
1d = Microphone bias is set to VREF x 1.096 (3.014 V, 2.740 V, or
1.507 V)
2d = Microphone bias is set to VCM = IN1M, for ADC single-ended
configuration
3d = Microphone bias is set to VCM = IN2M, for ADC single-ended
configuration
4d = Microphone bias is set to VCM = average of IN1M and IN2M,
for ADC single-ended configuration
5d = Microphone bias is set to VCM = internal crude common mode
6d = Microphone bias is set to AVDD
7d = MICBIAS configured as GPI2
3-2
RESERVED
R
00b
Reserved bits; Write only reset value
1-0
ADC_FSCALE[1:0]
R/W
00b
ADC full-scale setting (configure this setting based on the AVDD
supply minimum voltage used).
0d = VREF is set to 2.75 V to support 2 VRMS for the differential input
or 1 VRMS for the single-ended input
1d = VREF is set to 2.5 V to support 1.818 VRMS for the differential
input or 0.909 VRMS for the single-ended input
2d = VREF is set to 1.375 V to support 1 VRMS for the differential
input or 0.5 VRMS for the single-ended input
3d = Reserved; Don't use
www.ti.com
TLV320ADC6120
SBASA92A – DECEMBER 2020 – REVISED JUNE 2021
Copyright © 2021 Texas Instruments Incorporated
Submit Document Feedback
85
Product Folder Links: TLV320ADC6120



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com