TMP1827 datasheet(17/68 Pages) TI

17 / 68 page

MSb

LSb

Bit-7

Bit-0

NV0

NV1

NV2

NV3

NV4

NV5

NV6

NV7

Figure 8-4. Non-Volatile Short Address

8.3.8.2 IO Hardware Address

Figure 8-5 shows the 8-bit IO hardware address mode of the device. This feature is available on packages which

have general-purpose pins (IO0-IO3) available. The 8-bit value consists of the lower 4 bits as read values of

the pins (IO3 to IO0) that is overlaid on the contents of the short address register to form a 8-bit address. The

application may connect the general-purpose pins to either VDD/SDQ for logic '1' or GND for logic '0'.

After power up, the host must set the bits FLEX_ADDR_MODE[1:0] as '01b' in the device configuration-2

MSb

LSb

Bit-7

Bit-0

IO0

IO1

IO2

IO3

NV4

NV5

NV6

NV7

Figure 8-5. IO Hardware Address

Note

If any of the IO0 to IO3 pins are used in output mode, then the respective value shall be latched as '0'.

8.3.8.3 Resistor Address

The resistor address modes uses a 1% tolerance resistor connected between the ADDR pin and ground. Figure

8-6 shows the 8-bit address with the lower 4 bits decoded from the resistor connected, which is overlaid on the

contents of the short address register.

MSb

LSb

Bit-7

Bit-0

RA0

RA1

RA2

RA3

NV4

NV5

NV6

NV7

Figure 8-6. Resistor Address

After power up, the host controller sets the bits FLEX_ADDR_MODE[1:0] as '10b' in the device configuration-2

configuration-2 register, the host must idle the bus for tRESDET, for the device to decode the resistor address.

Table 8-3 shows the set value of the device address based on the decoded resistor value. If the ADDR pin

connected to GND or lower than 6.49 kΩ, then the address decoder shall always decode as '0000b'. Similarly,

if the ADDR pin is connected to a resistor higher than 54.9 kΩ, the address decoder shall always decode as

'1111b'.

The host controller must ensure that CONV_MODE_SEL[2:0] is set as '000b' when decoding the resistor

address.

Table 8-3. Resistor Address Decode

RESISTOR VALUE (kΩ)

ADDRESS DECODE

< 6.49

7.87

9.31

11.0

13.3

15.4

www.ti.com

TMP1827

SBOSA15 – SEPTEMBER 2022

Submit Document Feedback

Product Folder Links: TMP1827

TMP1827 Datasheet(PDF) 17 Page - Texas Instruments

TMP1827 Datasheet(HTML) 17 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68

Datasheet Download

Link URL