Electronic Components Datasheet Search
  English  ▼

X  

CS47L85 Datasheet(PDF) 359 Page - Cirrus Logic

Part # CS47L85
Description  Low-Power Smart Codec with Seven DSP Cores, Voice and Media Enhancement, and Integrated Sensor Hub
PDF  370 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CIRRUS [Cirrus Logic]
Direct Link  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS47L85 Datasheet(HTML) 359 Page - Cirrus Logic

Back Button CS47L85 Datasheet HTML 355Page - Cirrus Logic CS47L85 Datasheet HTML 356Page - Cirrus Logic CS47L85 Datasheet HTML 357Page - Cirrus Logic CS47L85 Datasheet HTML 358Page - Cirrus Logic CS47L85 Datasheet HTML 359Page - Cirrus Logic CS47L85 Datasheet HTML 360Page - Cirrus Logic CS47L85 Datasheet HTML 361Page - Cirrus Logic CS47L85 Datasheet HTML 362Page - Cirrus Logic CS47L85 Datasheet HTML 363Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 359 / 370 page
background image
CS47L85
Rev 4.3
359
RESETS SUMMARY
The contents of Table 138 provide a summary of the CS47L85 registers and other programmable memory under different
reset conditions. The associated events and conditions are listed below.
A Power-On Reset occurs when AVDD or DBVDD1 is below its respective reset threshold. (Note that DCVDD is
also required for initial start-up; subsequent interruption to DCVDD should only be permitted as part of a control
sequence for entering Sleep mode.)
A Hardware Reset occurs when the RESET
¯¯¯¯¯¯ input is asserted (logic 0).
A Software Reset occurs when register R0 is written to.
Sleep Mode is selected when LDO1 is disabled. Note that the AVDD, DBVDD1 and LDOVDD supplies must be
present, and the LDOENA pin held low. (It is assumed that DCVDD is supplied by LDO1.)
ALWAYS-ON
REGISTERS
OTHER
REGISTERS
CONTROL
SEQUENCER
MEMORY
DSP FIRMWARE
MEMORY
DSP1,2,3,4,5,7
DSP FIRMWARE
MEMORY
DSP6
Power-On Reset
Reset
Reset
Reset
Reset
Reset
Hardware Reset
Reset
Reset
Reset
Reset
Retained
(see note)
Software Reset
Reset
Reset
Retained
Retained
(see note)
Retained
(see note)
Sleep Mode
Retained
Reset
Reset
Reset
Reset
Table 138 Memory Reset Summary
See “Low Power Sleep Configuration” for details of Sleep Mode, and the ‘Always-On’ registers.
Note that, to retain the DSP firmware memory contents during Hardware Reset or Software Reset, it must be ensured that
DCVDD is held above its reset threshold. If DCVDD is powered from internal LDO, then it is recommended to assert the
LDOENA pin before the Reset, in order to maintain the DCVDD supply.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com