AM625 datasheet(178/255 Pages) TI

178 / 255 page

7.11.5.16.1 MMC0 - eMMC/SD/SDIO Interface

MMC0 interface is compliant with the JEDEC eMMC electrical standard v5.1 (JESD84-B51) and it supports the

following eMMC applications:

• Legacy SDR

• High Speed SDR

• HS200

MMC0 interface is also compliant with the SD Host Controller Standard Specification 4.10 and SD Physical

Layer Specification v3.01 as well as SDIO Specification v3.00 and it supports the following SD Card applications:

• Default Speed

• High Speed

• UHS–I SDR12

• UHS–I SDR25

• UHS–I SDR50

• UHS–I DDR50

• UHS–I SDR104

Table 7-77 presents the required DLL software configuration settings for MMC0 timing modes.

Table 7-77. MMC0 DLL Delay Mapping for all Timing Modes

MMCSD0_SS_PHY_CTRL_4_REG

MMCSD0_SS_PHY_CTRL_5_REG

BIT FIELD

[20]

[15:12]

[8]

[4:0]

[2:0]

BIT FIELD NAME

OTAPDLYENA OTAPDLYSEL ITAPDLYENA

ITAPDLYSEL

CLKBUFSEL

MODE

DESCRIPTION

DELAY

ENABLE

DELAY

VALUE

INPUT

DELAY

ENABLE

INPUT

DELAY

VALUE

DELAY

BUFFER

DURATION

Legacy

SDR

8-bit PHY operating

1.8 V, 25 MHz

0x0

NA(1)

0x0

NA(1)

0x7

8-bit PHY operating

3.3 V, 25 MHz

0x0

NA(1)

0x0

NA(1)

0x7

High

Speed

SDR

8-bit PHY operating

1.8 V, 50 MHz

0x0

NA(1)

0x0

NA(1)

0x7

8-bit PHY operating

3.3 V, 50 MHz

0x0

NA(1)

0x0

NA(1)

0x7

HS200

8-bit PHY operating

1.8 V, 200 MHz

0x1

0x6

0x1

Tuning(2)

0x7

Default

Speed

4-bit PHY operating

3.3 V, 25 MHz

0x1

0x0

0x1

0x0

0x7

High

Speed

4-bit PHY operating

3.3 V, 50 MHz

0x1

0x0

0x1

0x0

0x7

UHS-I

SDR12

4-bit PHY operating

1.8 V, 25 MHz

0x1

0xF

0x1

0x0

0x7

UHS-I

SDR25

4-bit PHY operating

1.8 V, 50 MHz

0x1

0xF

0x1

0x0

0x7

UHS-I

SDR50

4-bit PHY operating

1.8 V, 100 MHz

0x1

0xC

0x1

Tuning(2)

0x7

UHS-I

DDR50

4-bit PHY operating

1.8 V, 50 MHz

0x1

0x9

0x1

Tuning(2)

0x7

UHS-I

SDR104

4-bit PHY operating

1.8, V 200 MHz

0x1

0x6

0x1

Tuning(2)

0x7

(1)

NA means Not Applicable

(2)

Tuning means this mode requires a tuning algorithm to be used for optimal input timing

AM625, AM623

SPRSP58A – JUNE 2022 – REVISED NOVEMBER 2022

www.ti.com

178

Submit Document Feedback

Product Folder Links: AM625 AM623

AM625 Datasheet(PDF) 178 Page - Texas Instruments

AM625 Datasheet(HTML) 178 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL