Electronic Components Datasheet Search
  English  ▼

X  

AM625 Datasheet(PDF) 204 Page - Texas Instruments

Click here to check the latest version.
Part # AM625
Description  AM62x Sitara™ Processors
PDF  255 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

AM625 Datasheet(HTML) 204 Page - Texas Instruments

Back Button AM625 Datasheet HTML 200Page - Texas Instruments AM625 Datasheet HTML 201Page - Texas Instruments AM625 Datasheet HTML 202Page - Texas Instruments AM625 Datasheet HTML 203Page - Texas Instruments AM625 Datasheet HTML 204Page - Texas Instruments AM625 Datasheet HTML 205Page - Texas Instruments AM625 Datasheet HTML 206Page - Texas Instruments AM625 Datasheet HTML 207Page - Texas Instruments AM625 Datasheet HTML 208Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 204 / 255 page
background image
7.11.5.18.1.2 OSPI0 Without Data Training
Note
Timing parameters defined in this section are only applicable when data training is not implemented
and DLL delays are configured as described in Table 7-113 and Table 7-116.
7.11.5.18.1.2.1 OSPI0 PHY SDR Timing
Table 7-113 defines DLL delays required for OSPI0 PHY SDR Mode. Table 7-114, Figure 7-97, Figure 7-98,
Table 7-115, and Figure 7-99 present timing requirements and switching characteristics for OSPI0 PHY SDR
Mode.
Table 7-113. OSPI0 DLL Delay Mapping for PHY SDR Timing Modes
MODE
OSPI_PHY_CONFIGURATION_REG BIT FIELD
DELAY VALUE
Transmit
All modes
PHY_CONFIG_TX_DLL_DELAY_FLD,
0x0
Receive
All modes
PHY_CONFIG_RX_DLL_DELAY_FLD
0x0
Table 7-114. OSPI0 Timing Requirements – PHY SDR Mode
see Figure 7-97 and Figure 7-98
NO.
MODE
MIN
MAX
UNIT
O19
tsu(D-CLK)
Setup time, OSPI0_D[7:0] valid before
active OSPI0_CLK edge
1.8V, SDR with Internal PHY Loopback
4.8
ns
3.3V, SDR with Internal PHY Loopback
5.19
ns
O20
th(CLK-D)
Hold time, OSPI0_D[7:0] valid after active
OSPI0_CLK edge
1.8V, SDR with Internal PHY Loopback
-0.5
ns
3.3V, SDR with Internal PHY Loopback
-0.5
ns
O21
tsu(D-LBCLK)
Setup time, OSPI0_D[7:0] valid before
active OSPI0_DQS edge
1.8V, SDR with External Board Loopback
0.6
ns
3.3V, SDR with External Board Loopback
0.9
ns
O22
th(LBCLK-D)
Hold time, OSPI0_D[7:0] valid after active
OSPI0_DQS edge
1.8V, SDR with External Board Loopback
1.7
ns
3.3V, SDR with External Board Loopback
2.0
ns
OSPI_CLK
OSPI_D[i:0]
OSPI_TIMING_05
O 9
1
O20
Figure 7-97. OSPI0 Timing Requirements – PHY SDR with Internal PHY Loopback
OSPI_DQS
OSPI_TIMING_06
O21
O 2
2
OSPI_D[i:0]
Figure 7-98. OSPI0 Timing Requirements – PHY SDR with External Board Loopback
AM625, AM623
SPRSP58A – JUNE 2022 – REVISED NOVEMBER 2022
www.ti.com
204
Submit Document Feedback
Copyright © 2022 Texas Instruments Incorporated
Product Folder Links: AM625 AM623



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com