| Electronic Components Datasheet Search |
|
ADXL314 Datasheet(PDF) 17 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADXL314 Datasheet(HTML) 17 Page - Analog Devices |
|
17 / 27 page ![]() Data Sheet ADXL314 SERIAL COMMUNICATIONS analog.com Rev. A | 17 of 27 I2C With CS tied high to VDD I/O, the ADXL314 is in I2C mode, requiring a simple 2-wire connection as shown in Figure 26. The ADXL314 conforms to the UM10204 I2C-Bus Specification and User Manual, Rev. 03—19 June 2007, available from NXP Semiconductor. It supports standard (100 kHz) and fast (400 kHz) data transfer modes if the bus parameters given in Table 14 and Table 15 are met. Single-byte or multiple-byte reads and writes are supported, as shown in Figure 27. With the ALT ADDRESS pin high, the 7-bit I2C address for the device is 0x1D, followed by the R/W bit, which translates to 0x3A for a write and 0x3B for a read. An alternate I2C address of 0x53 (followed by the R/W bit) can be chosen by grounding the ALT ADDRESS pin (Pin 23), which translates to 0xA6 for a write and 0xA7 for a read. Figure 26. I2C Connection Diagram (Address 0x53) If other devices are connected to the same I2C bus, the nominal op- erating voltage level of these other devices cannot exceed VDD I/O by more than 0.3 V. External pull-up resistors, RP, are necessary for proper I2C operation. Refer to the UM10204 I2C-Bus Specification and User Manual, Rev. 03—19 June 2007, when selecting pull-up resistor values to ensure proper operation. Table 14. I2C Digital Input and Output Parameter Test Conditions Limit1 Unit Min Max Digital Input Low Level Input Voltage (VIL) 0.3 × VDD I/O V High Level Input Voltage (VIH) 0.7 × VDD I/O V Low Level Input Current (IIL) VIN = VDD I/O 0.1 µA High Level Input Current (IIH) VIN = 0 V −0.1 µA Digital Output Low Level Output Voltage (VOL) VDD I/O < 2 V, IOL = 3 mA 0.2 × VDD I/O V VDD I/O ≥ 2 V, IOL = 3 mA 400 mV Low Level Output Current (IOL) VOL = VOL, max 3 mA Pin Capacitance fIN = 1 MHz, VIN = 2.5 V 8 pF 1 Limits based on characterization results; not production tested. Figure 27. I2C Device Addressing Table 15. I2C Timing (TA = 25°C, VS = VDD I/O = 3.3 V) Parameter Limit1, 2 Unit Description Min Max fSCL 400 kHz SCL clock frequency t1 2.5 µs SCL cycle time |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |