| Electronic Components Datasheet Search |
|
ADXL314 Datasheet(PDF) 21 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADXL314 Datasheet(HTML) 21 Page - Analog Devices |
|
21 / 27 page ![]() Data Sheet ADXL314 REGISTER MAP analog.com Rev. A | 21 of 27 disables automatic switching to sleep mode. See the description of the sleep bit in the Sleep Bit section for more information. When clearing the AUTO_SLEEP bit, it is recommended that the device be placed into standby mode and then set back to meas- urement mode with a subsequent write. This recommendation is advised to ensure that the device is properly biased if sleep mode is manually disabled. Otherwise, the first few samples of data after the AUTO_SLEEP bit is cleared may have additional noise, especially if the device was asleep when the bit was cleared. Measure Bit A setting of 0 in the measure bit places the device into standby mode, and a setting of 1 places the device into measurement mode. The ADXL314 powers up in standby mode with minimum power consumption. Sleep Bit A setting of 0 in the sleep bit puts the device into the normal mode of operation, and a setting of 1 places the device into sleep mode. Sleep mode suppresses DATA_READY (see Register 0x2E, Register 0x2F, and Register 0x30), stops transmission of data to FIFO, and switches the sampling rate to one specified by the wake-up bits. In sleep mode, only the activity function can be used. When clearing the sleep bit, it is recommended that the device be placed into standby mode and then set back to measurement mode with a subsequent write. This recommendation is advised to ensure that the device is properly biased if sleep mode is manually disabled. Otherwise, the first few samples of data after the sleep bit is cleared may have additional noise, especially if the device was asleep when the bit was cleared. Wake-Up Bits These bits control the frequency of readings in sleep mode as described in Table 22. Table 22. Frequency of Readings in Sleep Mode Setting Frequency (Hz) D1 D0 0 0 8 0 1 4 1 0 2 1 1 1 Register 0x2E—INT_ENABLE (Read/Write) Table 23. Register 0x2E—Bits[D7:D4] D7 D6 D5 D4 DATA_READY Not applicable Not applicable Activity Table 24. Register 0x2E—Bits[D3:D0] D3 D2 D1 D0 Inactivity Not applicable Watermark Overrun Setting bits in this register to 1 enables their respective functions to generate interrupts, whereas setting bits in this register to 0 pre- vents the functions from generating interrupts. The DATA_READY, watermark, and overrun bits enable only the interrupt output; the functions are always enabled. It is recommended that interrupts be configured before enabling their outputs. Register 0x2F—INT_MAP (Read/Write) Table 25. Register 0x2F—Bits[D7:D4] D7 D6 D5 D4 DATA_READY Not applicable Not applicable Activity Table 26. Register 0x2F—Bits[D3:D0] D3 D2 D1 D0 Inactivity Not applicable Watermark Overrun Any bits set to 0 in this register send their respective interrupts to the INT1 pin, whereas bits set to 1 in this register send their respective interrupts to the INT2 pin. All selected interrupts for a given pin are OR’ed. Register 0x30—INT_SOURCE (Read Only) Table 27. Register 0x30—Bits[D7:D4] D7 D6 D5 D4 DATA_READY Not applicable Not applicable Activity Table 28. Register 0x30—Bits[D3:D0] D3 D2 D1 D0 Inactivity Not applicable Watermark Overrun Bits set to 1 in this register indicate that their respective functions have triggered an event, whereas bits set to 0 indicate that the cor- responding event has not occurred. The DATA_READY, watermark, and overrun bits are always set if the corresponding events occur, regardless of the INT_ENABLE register settings, and are cleared by reading data from the DATAX, DATAY, and DATAZ registers. Other bits, and the corresponding interrupts, are cleared by reading the INT_SOURCE register. Register 0x31—DATA_FORMAT (Read/Write) Table 29. Register 0x31 D7 D6 D5 D4 D3 D2 D1 D0 SELF_TEST SPI INT_INVERT 0 1 Justify 1 1 The DATA_FORMAT register controls the presentation of data to Register 0x32 through Register 0x37. SELF_TEST Bit A setting of 1 in the SELF_TEST bit applies a self test force to the sensor, causing a shift in the output data. A value of 0 disables the self test force. For more information about the self test function, see the Self Test section and the Using Self Test section. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |