Electronic Components Datasheet Search
  English  ▼

X  

TMPR4925 Datasheet(PDF) 173 Page - Toshiba Semiconductor

Part # TMPR4925
Description  64-Bit TX System RISC TX49 Family
PDF  590 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TOSHIBA [Toshiba Semiconductor]
Direct Link  http://www.semicon.toshiba.co.jp/eng
Logo TOSHIBA - Toshiba Semiconductor

TMPR4925 Datasheet(HTML) 173 Page - Toshiba Semiconductor

Back Button TMPR4925 Datasheet HTML 169Page - Toshiba Semiconductor TMPR4925 Datasheet HTML 170Page - Toshiba Semiconductor TMPR4925 Datasheet HTML 171Page - Toshiba Semiconductor TMPR4925 Datasheet HTML 172Page - Toshiba Semiconductor TMPR4925 Datasheet HTML 173Page - Toshiba Semiconductor TMPR4925 Datasheet HTML 174Page - Toshiba Semiconductor TMPR4925 Datasheet HTML 175Page - Toshiba Semiconductor TMPR4925 Datasheet HTML 176Page - Toshiba Semiconductor TMPR4925 Datasheet HTML 177Page - Toshiba Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 173 / 590 page
background image
Chapter 8 DMA Controller
8-3
8.3
Detailed Explanation
8.3.1
Transfer Mode
The DMA Controller supports five transfer mode types (refer to Table 8.3.1 below). The setting of
the External Request bit (DMCCRn.EXTRQ) of the DMA Channel Control Register selects whether
transfer with an I/O device is a DMA transfer.
•
I/O DMA Transfer Mode (DMCCRn.EXTRQ = “1”)
Perform DMA transfer with either an external device connected to the External Bus Controller or
an on-chip I/O device (ACLC or SIO).
•
Memory Transfer Mode (DMCCRn.EXTRQ = “0”)
Either copies data between memory devices or fills data in memory.
Table 8.3.1 DMA Controller Transfer Modes
Transfer Mode
DMCCRn
EXTREQ
DRQCTR
DMAREQn
DMCCRn
SNGAD
DMSAR
DMDAR
Ref.
External I/O
(Single Address)
1
0xxxx
1
√
-
8.3.3
8.3.7
External I/O
(Dual Address)
1
0xxxx
0
√√
8.3.3
8.3.8
Internal I/O
1
10xx (SIO)
11xx (ACLC)
0
√√
8.3.4
8.3.8
Memory-Memory Copy
0
-
0
√√
8.3.4
8.3.8
Fill Memory
0
-
1
√
-
8.3.6
8.3.7
8.3.2
On-chip Registers
The DMA Controller has two shared registers that are shared by four channels. Section 8.4 explains
each register in detail.
•
Shared Registers
DMMCR:
DMA Master Control Register
DMMFDR:
DMA Memory Fill Data Register
•
DMA Channel Register
DMCHARn:
DMA Chained Address Register
DMSARn:
DMA Source Address Register
DMDARn:
DMA Destination Address Register
DMCNTRn:
DMA Count Register
DMSAIRn:
DMA Source Address Increment Register
DMDAIRn:
DMA Destination Address Increment Register
DMCCRn:
DMA Channel Control Register
DMCSRn:
DMA Channel Status Register



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com