| Electronic Components Datasheet Search |
|
ES9033 Datasheet(PDF) 15 Page - ESS Technology,Inc |
|
|
|||||||||||||||||||||||||||||
ES9033 Datasheet(HTML) 15 Page - ESS Technology,Inc |
|
15 / 103 page ![]() 0.3.1 ESS TECHNOLOGY, INC. 109 Bonaventura Drive, San Jose, CA 95134, USA Tel (408) 643-8800 ES9033 Datasheet Information 15 Digital Features Digital Signal Path SABRE DAC DIGITAL PATH DSD/DoP TDM/I2S De-emphasis Filter Volume Control & Automute THD Compensation 16X IIR Filter 8x Oversampling Filter 2x OSF Bypass Bypass 4x OSF Noise Shaped Modulators (NSMOD) DRE +18dB Gain Bypass Figure 5 - Digital signal path block diagram GPIO Configuration GPIO_CONFIG Function I/O Direction 0 1’b0 Output 1 1’b0 Output 2 1’b1 Output 3 128 FS Block Output 4 Interrupt Output Output 5 Mute all channel Input 6 System mode Control Input 7 Reserved Output 8 CLK_VALID flag Output 9 PWM1 Output 10 PWM2 Output 11 PWM3 Output 12 Volume min Output 13 Automute status Output 14 Soft Ramp finished Output 15 1’b0 Output Table 4 – Standard GPIO Functions For GPIO_CONFIG 12, 13, 14: Register 26[0] (GPIO_SEL) selects which channel determines the flag status when the corresponding bits in Register 25[7:2] are set to 1’b0. See register listing for more detail. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |