Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

ES9033 Datasheet(PDF) 9 Page - ESS Technology,Inc

Part # ES9033
Description  32-bit High-Performance 2-Channel DAC with Line Drivers
PDF  103 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ESS [ESS Technology,Inc]
Direct Link  http://www.esstech.com
Logo ESS - ESS Technology,Inc

ES9033 Datasheet(HTML) 9 Page - ESS Technology,Inc

Back Button ES9033 Datasheet HTML 5Page - ESS Technology,Inc ES9033 Datasheet HTML 6Page - ESS Technology,Inc ES9033 Datasheet HTML 7Page - ESS Technology,Inc ES9033 Datasheet HTML 8Page - ESS Technology,Inc ES9033 Datasheet HTML 9Page - ESS Technology,Inc ES9033 Datasheet HTML 10Page - ESS Technology,Inc ES9033 Datasheet HTML 11Page - ESS Technology,Inc ES9033 Datasheet HTML 12Page - ESS Technology,Inc ES9033 Datasheet HTML 13Page - ESS Technology,Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 103 page
background image
0.3.1
ESS TECHNOLOGY, INC. 109 Bonaventura Drive, San Jose, CA 95134, USA Tel (408) 643-8800
ES9033 Datasheet Information
9
Configuration Modes
Hardware Mode
The ES9033 has 31 pre-configured modes that can be set with external pin configuration. These modes configure the DAC for different input serial
data rates and set the DAC muting.
These modes are set with pins:
•
MODE (Pin 3)
•
HW0 (Pin 22)
•
HW1 (Pin 21)
•
HW2 (Pin 19)
•
MUTE_CTRL (Pin 20)
Each hardware mode pin has 4 states:
•
0 – Pin directly connected to GND
•
1 – Pin directly connected to AVDD
•
Pull 0 – Pin pulled to GND through 47kΩ resistor
•
Pull 1 – Pin pulled to AVDD through 47kΩ resistor
Design Information
Each hardware mode pin can be configured with either a pull-up or pull-down resistor. Therefore, it is important that the pin is configured to allow for
the desired hardware modes. Some guidelines include the following:
•
By placing a pull-down resistor on the MODE pin, the device is limited to hardware modes with DRE. Alternatively, if a pull-up resistor is
placed on the MODE pin, the device is limited to non-DRE modes.
•
By placing a pull-down resistor on the HW2 pin, the device can no longer access modes 8-11 or modes 24-27. Alternatively, if a pull-up
resistor is places on the HW2 pin, the device can no longer use LJ Master mode with an external MCLK.
•
The HW0 and HW1 pins never require a pull up or pull-down resistor.
HW2/
MODE
AVDD
47k
GPIO
HW2/
MODE
47k
GPIO
Pull-up
Pull-down
Figure 3 - Hardware mode pin configurations



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com