RT600 datasheet(17/171 Pages) NXP

17 / 171 page

RT600

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 2.2 — 25 January 2024

17 of 173

NXP Semiconductors

RT600

Dual-core microcontroller with 32-bit Cortex-M33 and Xtensa HiFi4

Audio DSP CPUs

PIO0_4

K17

Z I/O 0

PIO0_4 — General-purpose digital input/output pin.

I/O 1

FC0_RTS_SCL_SSEL1 — Flexcomm 0: USART

request-to-send, I2C clock, SPI slave select 1.

R — Reserved.

CTIMER_INP0 — Capture input 0 to CTIMER input muxes.

I/O 5

FC1_SSEL3 — Flexcomm 1: SPI slave select 3.

R — Reserved.

CMP0_OUT — Analog comparator 0 output.

I/O 8

SEC_PIO0_4 — Secure GPIO pin.

PIO0_5/

CH0A

F16

Z I/O;

PIO0_5/CH0A — General-purpose digital input/output pin.

Analog input 0A. Can optionally be paired with CH0B for

differential input on ADC channel 0.

I/O 1

FC0_SSEL2 — Flexcomm 0: SPI slave select 2.

SCT0_GPI0 — Pin input 0 to SCTimer/PWM.

SCT0_OUT0 — SCTimer/PWM output 0.

CTIMER_INP1 — Capture input 1 to CTIMER input muxes.

R — Reserved.

I/O 8

SEC_PIO0_5 — Secure GPIO pin.

PIO0_6/

CH0B

F17

Z I/O;

PIO0_6/CH0B — General-purpose digital input/output pin.

Analog input 0A. Can optionally be paired with CH0B for

differential input on ADC channel 0.

I/O 1

FC0_SSEL3 — Flexcomm 0: SPI slave select 3.

SCT0_GPI1 — Pin input 1 to SCTimer/PWM.

SCT0_OUT1 — SCTimer/PWM output 1.

CTIMER0_MAT0 — 32-bit CTimer0 match output 0.

R — Reserved.

I/O 8

SEC_PIO0_6 — Secure GPIO pin.

Table 4.

Pin description …continued

Symbol

Description

RT600 Datasheet(PDF) 17 Page - NXP Semiconductors

RT600 Datasheet(HTML) 17 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL