RF226AP datasheet(32/46 Pages) NXP

32 / 46 page

aaa-037108

I2C SLAVE

Boot Clk

DIGITAL

CORE

PLL

refclk

Control

Interface

40 MHz 0.9 V

CMOS input clock

LLCP

LVDS_160M_IO_P

LVDS_160M_IO_N

Clk IO

RESTN

Mode

DILL

MHz

160

MHz

Figure 18. Generation of synthesizer references and digital clocks

This table shows the frequency generation specification.

Table 11. Frequency generation specification

Parameter

Conditions

Min

Typ

Max

Unit

VCO frequency

TRX-VCO: Lowest

19.2

GHz

TRX-VCO:

Highest

24.0

GHz

RO2-VCO: Lowest

1960

MHz

RO2-VCO:

Highest

2400

MHz

RO1-VCO: Lowest

3200

MHz

RO1-VCO:

Highest

4000

MHz

LO frequency

HB Lowest

4900

MHz

HB Highest

6000

MHz

LB Lowest

2400

MHz

LB Highest

2500

MHz

LO frequency

resolution

LO spurious free

dynamic range

Reference spurs

and integer

boundary spurs

excluded

TRX HB/LB

-65

dBc

Integrated SSB LO

phase noise

TRX HB (10 kHz

to 50 MHz)

-44

-40

dBc

Table continues on the next page...

Electrical characteristics

RF112L0H Transceiver Data Sheet, Rev. A, 12/2020

Preliminary

NXP Semiconductors

Confidential Proprietary

RF226AP Datasheet(PDF) 32 Page - NXP Semiconductors

RF226AP Datasheet(HTML) 32 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46

Datasheet Download

Link URL