Electronic Components Datasheet Search
  English  ▼

X  

33989 Datasheet(PDF) 29 Page - Freescale Semiconductor, Inc

Part # 33989
Description  System Basis Chip with High-Speed CAN Transceiver
PDF  66 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

33989 Datasheet(HTML) 29 Page - Freescale Semiconductor, Inc

Back Button 33989 Datasheet HTML 25Page - Freescale Semiconductor, Inc 33989 Datasheet HTML 26Page - Freescale Semiconductor, Inc 33989 Datasheet HTML 27Page - Freescale Semiconductor, Inc 33989 Datasheet HTML 28Page - Freescale Semiconductor, Inc 33989 Datasheet HTML 29Page - Freescale Semiconductor, Inc 33989 Datasheet HTML 30Page - Freescale Semiconductor, Inc 33989 Datasheet HTML 31Page - Freescale Semiconductor, Inc 33989 Datasheet HTML 32Page - Freescale Semiconductor, Inc 33989 Datasheet HTML 33Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 29 / 66 page
background image
Analog Integrated Circuit Device Data
Freescale Semiconductor
29
33989
FUNCTIONAL DEVICE OPERATION
LOGIC COMMANDS AND REGISTERS
Figure 16. Simplified State Machine in Debug Modes
LOGIC COMMANDS AND REGISTERS
SPI INTERFACE AND REGISTER DESCRIPTION
Table 7 illustrates a register, an 8-bit SPI. The first three
bits are used to identify the internal SBC register address. Bit
four is a read/write bit. The last four bits are Data Send from
MCU to SBC, or read back from SBC to MCU.
There is no significance during write operation state of
MISO.
During read operation only the final four bits of MISO have
a meaning (content of the accessed register).
The following tables describe the SPI register list, and
register bit meaning.
Registers reset value is also described along with the reset
condition. Reset condition is the condition causing the bit to
be set at the reset value.
Read operation: R/W Bit = 0
Write operation: R/W Bit = 1
Possible reset conditions include:
Wake-up
Normal Request
Stand-by Debug
Normal
WD
: Trig
ger
Stand-by
SPI: Stand-by Debug
SP
I: N
orm
al D
eb
ug
Reset
Reset Counter
(3.4 ms) Expired
WD: Time-out 350 ms
SPI: Normal Debug
Normal Debug
Stop Debug
E
E
Wake-up
R
R
R
R
R
R
R
R
(1) If Stop mode entered, it is entered without watchdog, no matter the WDSTOP bit.
(E) Debug mode entry point (Step 5 of the Debug mode entering sequence).
(R) Represents transitions to Reset mode due to VDD1 low.
Sleep
Stop (1)
Table 7. Data Format Description
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
A2
A1
A0
R/W
D3
D2
D1
D0
SBC Reset:
Power-On Reset POR
SBC Mode Transition: NR2R - Normal Request to Reset Mode
NR2N - Normal Request to Normal Mode
NR2STB - Normal Request to Standby
Mode
N2R - Normal to Reset Mode
STB2R - Standby to Reset Mode
STO2R - Stop to Reset Mode
STO2NR - Stop to Normal Request
SBC Mode:
RESET - SBC in Reset Mode



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com