| Electronic Components Datasheet Search |
|
XRT79L71IB Datasheet(PDF) 67 Page - Exar Corporation |
|
|
|||||||||||||||||||||||||||||
XRT79L71IB Datasheet(HTML) 67 Page - Exar Corporation |
|
67 / 109 page ![]() XRT79L71 64 REV. 1.0.0 1-CHANNEL DS3/E3 ATM UNI/PPP/CLEAR-CHANNEL FRAMER IC - HARDWARE If the XRT79L71 has been configured to operate in the High-Speed HDLC Controller Mode, then the Receive Overhead Data Output Interface block will be disabled. A MORE DETAILED FUNCTIONAL/ARCHITECTURAL DESCRIPTION FOR THE HIGH-SPEED HDLC CONTROLLER MODE page 7 of word 3/12/04 The Functional/Architectural Description of the XRT79L71, when configured to operate in the High-Speed HDLC Controller Mode, can be found in Section _, within the document entitled: 79L71_Arch_Descr_HDLC.pdf -Architectural/Functional Description of the XRT79L71 1-Channel DS3/E3 ATM UNI/PPP/Clear-Channel Framer with LIU IC - High-Speed HDLC Controller Applications. BRIEF FUNCTIONAL/ARCHITECTURAL DESCRIPTION OF THE XRT79L71 - ATM UNI OVER DS3/E3 MODE If the XRT79L71 has been configured to operate in the ATM UNI over DS3/E3 Mode, then it will have the Functional Architecture as is presented below in Figure 4. Figure 4 indicates that the XRT79L71 consists of the following functional blocks. • The Transmit UTOPIA Interface Block • The Transmit Overhead Data Input Interface Block • The Transmit ATM Cell Processor Block • The Transmit FEAC Controller Block (DS3 C-bit Parity Applications Only) • The Transmit Trail-Trace Message Controller Block (E3, ITU-T G.832 Applications Only) • The Transmit SSM Controller Block (E3, ITU-T G.832 Appications Only) • The Transmit LAPD Controller Block FIGURE 4. THE FUNCTIONAL BLOCK DIAGRAM OF THE XRT79L71 WHEN IT HAS BEEN CONFIGURED TO OPERATE IN THE ATM UNI OVER DS3/E3 MODE Tx UTOPIA Interface Block Tx UTOPIA Interface Block Rx UTOPIA Interface Block Rx UTOPIA Interface Block Tx ATM Cell Processor Block Tx ATM Cell Processor Block Rx ATM Cell Processor Block Rx ATM Cell Processor Block Tx PLCP Processor Block Tx PLCP Processor Block Rx PLCP Processor Block Rx PLCP Processor Block Rx DS3/E3 Framer Block Rx DS3/E3 Framer Block Tx DS3/E3 Framer Block Tx DS3/E3 Framer Block Rx DS3/E3 LIU Block Rx DS3/E3 LIU Block Tx DS3/E3 LIU Block Tx DS3/E3 LIU Block DS3/E3 Jitter Attenuator Block DS3/E3 Jitter Attenuator Block DS3/E3 Jitter Attenuator Block DS3/E3 Jitter Attenuator Block Rx PLCP Processor Block Can be by-passed for “Direct-Mapped” ATM Applications Tx PLCP Processor Block Can be by-passed for “Direct-Mapped” ATM Applications Only one JA exists. Can be configured in Tx or Rx Path |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |