XRT79L71IB datasheet(79/109 Pages) EXAR

79 / 109 page

XRT79L71

REV. 1.0.0

1-CHANNEL DS3/E3 ATM UNI/PPP/CLEAR-CHANNEL FRAMER IC - HARDWARE

General Flow of XRT79L71 ATM UNI/PPP/Clear-Channel DS3/E3 Framer Device Interrupt Servicing

Whenever any of the conditions, presented in Table 4 occur (if their Interrupt is enabled), then the XRT79L71

will generate an interrupt request to the µC/µP by asserting the active-low interrupt request output pin, INT*.

Shortly after the µC/µP has detected the activated INT* signal, it will enter into the appropriate user-supplied

interrupt service routine. The first task, for the µC/µP, while running this interrupt service routine, may be to

isolate the source of the interrupt request down to the device level (e.g., the XRT79L71 ATM UNI/PPP/Clear-

Channel DS3/E3 Framer device), if multiple peripheral devices exist in the user's system.

However, once the interrupting peripheral device has been identified and determined to be the XRT79L71, the

next task for the µC/µP is to identify the functional block (within the XRT79L71) that requested the interrupt.

Finally, the µC/µP will need to proceed further and identify the exact condition(s) causing the interrupt to be

generated by the XRT79L71.

The procedure for servicing the XRT79L71 Interrupts is best achieved by executing the following steps.

STEP 1 - Determine the Functional Block(s) requesting the Interrupt

Framer Block Interrupt Status Register

0x1105

RxDS3 Interrupt Enable RegisterRxE3 Interrupt Enable Register # 1 - ITU-T G.751RxE3 Inter-

rupt Enable Register # 1 - ITU-T G.832

0x1112

RxDS3 Interrupt Status RegisterRxE3 Interrupt Enable Register # 2 - ITU-T G.751RxE3 Inter-

rupt Enable Register # 2 - ITU-T G.832

0x1113

RxE3 Interrupt Status Register # 1 - ITU-T G.751RxE3 Interrupt Status Register # 1 - ITU-T

G.832

0x1114

RxE3 Interrupt Status Register # 2 - ITU-T G.751RxE3 Interrupt Status Register # 2 - ITU-T

G.832

0x1115

RxDS3 FEAC Interrupt Enable/Status Register

0x1117

RxDS3/E3 LAPD Control Register

0x1118

TxDS3 FEAC Configuration & Status Register

0x1131

TxDS3/E3 LAPD Status/Interrupt Register

0x1134

RxPLCP Interrupt Enable Register

0x1191

RxPLCP Interrupt Status Register

0x1192

LIU Interrupt Enable Register

0x1301

LIU Interrupt Status Register

0x1302

Receive ATM Cell Processor Block - Receive ATM Interrupt Status Register - Byte 1

0x170A

Receive ATM Cell Processor Block - Receive ATM Interrupt Status Register - Byte 0

0x170B

Receive ATM Cell Processor Block - Receive ATM Interrupt Enable Register - Byte 1

0x170E

Receive ATM Cell Processor Block - Receive ATM Interrupt Enable Register - Byte 0

0x170F

Transmit ATM Cell Processor Block - Transmit ATM Interrupt Status Register

0x1F0B

Transmit ATM Cell Processor Block - Transmit ATM Interrupt Enable Register

0x1F0F

TABLE 4: A LISTING OF THE XRT79L71 ATM UNI/PPP/CLEAR-CHANNEL DS3/E3 FRAMER DEVICE INTERRUPT

BLOCK REGISTERS

ADDRESS LOCATION

XRT79L71IB Datasheet(PDF) 79 Page - Exar Corporation

XRT79L71IB Datasheet(HTML) 79 Page - Exar Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL