STPMIC25APQR datasheet(68/145 Pages) STMICROELECTRONICS

68 / 145 page

6.2.4

Turn-off status register

Reserved

WDG_FLT

TSHDN_FLT

OCP_FLT

VIN_FLT

PKEY_FLT

SWOFF

•

Address: 0x03

•

Default: 0b00xxxxxx where x depends on the turn-off condition

•

Description: Stores last condition, which turns OFF the PMIC.

The TURN_OFF_SR register is reset in the POWER_DOWN state. Then TURN_OFF_SR is set either when

going into the OFF state or when going into the FAIL_SAFE_LOCK state (see Section 5.4.4 and Section 5.1.2 ).

[7:6]

reserved

[5]

WDG_FLT: Last turn-off is due to watchdog hard-fault source while WDG_FLT_CNT >

WDG_FLT_CNT_MAX.

0: False

1: True

[4]

THSDN_FLT: Last turn-off is due to thermal shutdown hard-fault source while TSHDN_FLT_CNT

> TSHDN_FLT_CNT_MAX.

0: False

1: True

[3]

OCP_FLT: Last turn-off is due to regulator overcurrent hard-fault source while OCP_FLT_CNT >

OCP_FLT_CNT_MAX.

0: False

1: True

[2]

VIN_FLT: Last turn-off is due to VIN falling below VINOK_Fall hard-fault source while

VIN_FLT_CNT > VIN_FLT_CNT_MAX.

(This is valid only if VIN is kept higher than VINPOR_Fall; or the PMIC fully resets)

0: False

1: True

[1]

PKEY_FLT: Last turn-off is due to PONKEYn long key press hard-fault source while

PKEY_FLT_CNT > PKEY_FLT_CNT_MAX.

0: False

1: True

[0]

SWOFF: Last turn-off is due to software switch OFF

(SWOFF bit set and RREQ_EN bit clear in the MAIN_CR register).

0: False

1: True

STPMIC25

DS14278 - Rev 3

page 68/145

STPMIC25APQR Datasheet(PDF) 68 Page - STMicroelectronics

STPMIC25APQR Datasheet(HTML) 68 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL