Electronic Components Datasheet Search
  English  ▼

X  

PM5316 Datasheet(PDF) 40 Page - PMC-Sierra, Inc

Part # PM5316
Description  SONET/SDH Payload Extractor/Aligner(4 x 155 Mbit/s)
PDF  491 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM5316 Datasheet(HTML) 40 Page - PMC-Sierra, Inc

Back Button PM5316 Datasheet HTML 36Page - PMC-Sierra, Inc PM5316 Datasheet HTML 37Page - PMC-Sierra, Inc PM5316 Datasheet HTML 38Page - PMC-Sierra, Inc PM5316 Datasheet HTML 39Page - PMC-Sierra, Inc PM5316 Datasheet HTML 40Page - PMC-Sierra, Inc PM5316 Datasheet HTML 41Page - PMC-Sierra, Inc PM5316 Datasheet HTML 42Page - PMC-Sierra, Inc PM5316 Datasheet HTML 43Page - PMC-Sierra, Inc PM5316 Datasheet HTML 44Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 40 / 491 page
background image
SONET/SDH Payload Extractor/Aligner (SPECTRA-4x155)
Production
Proprietary and Confidential to PMC-Sierra, Inc. and for its customers’ internal use
21
Document ID: PMC-1990822, Issue 4
Pin Name
Type
Pin
No.
Function
RLAIS1/
RLAIS2/
RLAIS3/
RLAIS4/
/TRCPCLK1
/TRCPCLK2
/TRCPCLK3
/TRCPCLK4
Input
D10
B9
A8
C8
D10
B9
A8
C8
The receive line AIS insertion (RLAIS1-4) signal controls the
insertion of line AIS in the received stream by the RSOP block, when
the ring control port is disabled. When one of the RLAIS1-4 pins is
set high, line AIS is inserted in the corresponding received stream.
When RLAIS1-4 is set low, line AIS may be optionally inserted
automatically upon detection of LOS, LOF, section trace alarms or
line AIS in the incoming stream.
The Receive LAIS Control register contains the register bits that
control the alarms that are inserted using the RLAIS pin of the
corresponding channel. RLAIS signals are internally retimed.
RLAIS1-4 must be asserted for a minimum period of one
SONET/SHD frame (125 us) to be detected by the SPECTRA-4x155.
Line AIS must be held for a minimum of three SONET/SDH frames
to be compliant to the SONET/SDH standards.
The Transmit ring control port clock (TRCPCLK1-4) signal provides
timing for the transmit ring control port when the ring control port is
enabled. The TRCPCLK1-4 signal is nominally a 3.24 MHz clock and
can be connected directly to the RRCPCLK output of a mate
SPECTRA-4x155 in ring-based Add/Drop multiplexer applications.
The RCPEN bit in the Ring Control register of the corresponding
channel controls the enabling and disabling of the ring control port.
The TRCPFP1-4 and TRCPDAT1-4 signals are sampled on the
rising edge of TRCPCLK1-4.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com