AM69 datasheet(141/312 Pages) TI

141 / 312 page

Table 5-121. Connectivity Requirements (continued)

ALY

BALL

NUMBER

AND

BALL

NUMBER

BALL NAME

CONNECTION REQUIREMENT

DDR0_*

DDRSS0, DDRSS1, DDRSS2 and DDRSS3 must always be used

in incremental order. For instance, when using a single LPDDR

component, it must be connected to the DDR0_* interface. When using

two LPDDR components, they must be connected to DDR0_* and

DDR1_* interfaces, and so forth.

DDR1_*

DDR2_*

DDR3_*

Table 5-122 shows the specific connection requirements for the RESERVED ball numbers on the device.

Note

For additional clarification, "left unconnected" or "no connect" (NC) means no signal traces can be

connected to these device ball numbers.

Table 5-122. Reserved Balls Specific Connection Requirements

ALY BALL NUMBERS

AND BALL NUMBERS

CONNECTION REQUIREMENTS

AF7 / AK2 / AK29 / AK31 / AL11 / AL23 /

AL24 / AL25 / AL27 / AL30 / AM10 / AM12 /

AM14 / AM16 / AM17 / AM21 / AM22 / AM26 /

AM29 / AM33 / AM9 / AN13 / AN20 / AN21 /

G17 / G22 / G30 / H12 / H14 / H32 / H33 /

J31 / J33 / K30 / L30 / N7 / T7 / Y7

AH4 / AH7 / AH8 / E28 / F27 / J29 / L28 /

L29 / L30 / M30

RESERVED.

These balls must be left unconnected.

www.ti.com

AM69A, AM69

SPRSP92C – FEBRUARY 2023 – REVISED JUNE 2024

Submit Document Feedback

141

Product Folder Links: AM69A AM69

AM69 Datasheet(PDF) 141 Page - Texas Instruments

AM69 Datasheet(HTML) 141 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL