 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
AM69 Datasheet(PDF) 234 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
AM69 Datasheet(HTML) 234 Page - Texas Instruments |
|
|
234 / 312 page  specification. Therefore, it may be necessary to add additional capacitance to the I2C signals to slow the rise and fall times such that they do not exceed a slew rate of 0.8 V/ns. • The I2C specification defines a maximum input voltage VIH of (VDD max + 0.5 V), which exceeds the absolute maximum ratings for the device IOs. The system must be designed to ensure the I2C signals never exceed the limits defined in the Absolute Maximum Ratings section of this data sheet. Refer to the Philips I2C-bus specification version 2.1 for timing details. For more details about features and additional description information on the device Inter-Integrated Circuit, see the corresponding subsections within Section 5.3 and Detailed Description. 6.10.5.13 I3C For more details about features and additional description information on the device Inter-Integrated Circuit, see the corresponding sections within Signal Descriptions and Detailed Description. Table 6-42, Table 6-43, Figure 6-69, Table 6-44, and Figure 6-70 assume testing over the recommended operating conditions and electrical characteristic conditions. Table 6-42. I3C Open Drain Timing Conditions PARAMETER MIN MAX UNIT INPUT CONDITIONS SRI Input slew rate 0.2276 5 V/ns OUTPUT CONDITIONS CL Output load capacitance 50 pF Table 6-43. I3C Open Drain Timing Parameters NO. PARAMETER DESCRIPTION MODE MIN MAX UNIT D1 tLOW_OD Low Period of SCL Clock Controller 200 ns tDIG_OD_L tLOW_OD MIN + tFDA_OD MIN ns D2 tHIGH High Period of SCL Clock Controller 41 ns tDIG_H tHIGH + tCF ns D3 tfDA_OD Fall Time of SDA Signal Controller, Target tCF 12 ns D4 tSU_OD SDA Data Setup Time During Open Drain Mode Controller, Target 3 ns D5 tCAS Clock After START (S) Condition Controller, ENTAS0 38.4 1000 ns Controller, ENTAS1 38.4 100000 ns Controller, ENTAS2 38.4 2000000 ns Controller, ENTAS3 38.4 50000000 ns D6 tCBP Clock Before STOP (P) Condition Controller tCAS MIN / 2 ns D7 tMMOVERLAP Current Controller to Secondary Controller Overlap time during handoff Controller tDIG_OD_L min ns D8 tAVAL Bus Available Condition Controller 1000 ns D9 tIDLE Bus Idle Condition Controller 1000000 ns D10 tMMLOCK Time Internal Where New Controller Not Driving SDA Low Controller tAVALmin ns 1. This is approximately equal to tLOWmin + tDS_ODmin + trDA_ODtyp + tSU_Odmin. AM69A, AM69 SPRSP92C – FEBRUARY 2023 – REVISED JUNE 2024 www.ti.com 234 Submit Document Feedback Copyright © 2024 Texas Instruments Incorporated Product Folder Links: AM69A AM69 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
