| Electronic Components Datasheet Search |
|
AM69 Datasheet(PDF) 290 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
AM69 Datasheet(HTML) 290 Page - Texas Instruments |
|
290 / 312 page ![]() 9 Device Connection and Layout Fundamentals 9.1 Power Supply Decoupling and Bulk Capacitors 9.1.1 Power Distribution Network Implementation Guidance The Powering Jacinto™ J7 SoC Family For Isolated Power Groups With TPS6594133A-Q1 PMIC and Dual HCPS Converters User's Guide provides guidance for successful implementation of the power distribution network. This includes PCB stackup guidance as well as guidance for optimizing the selection and placement of the decoupling capacitors. TI supports only designs that follow the board design guidelines contained in the application report. 9.2 External Oscillator For more information about External Oscillators, see Clock Specifications. 9.3 JTAG and EMU Texas Instruments supports a variety of eXtended Development System (XDS) JTAG controllers with various debug capabilities beyond only JTAG support. A summary of this information is available in the XDS Target Connection Guide. For more recommendations on EMU routing, see Emulation and Trace Headers Technical Reference Manual 9.4 Reset The device incorporates four external reset pins (MCU_PORz, MCU_RESETz, PORz, and RESET_REQz) and two reset status pins (MCU_RESETSTATz and RESETSTATz). These pins can be driven by an external power good circuitry or Power Management IC (PMIC). MCU_PORz and Main PORz pins should be held active low during the entire power-up phase, and until all power supplies as well as the HFOSC0 clock are stable. All MCU domain resets act as master resets to the whole device, whereas Main domain resets only reset Main domain (MCU domain is reset isolated from all Main domain resets). 9.5 Unused Pins For more information about Unused Pins, see Pin Connectivity Requirements. 9.6 Hardware Design Guide for JacintoTM 7 Devices The Hardware Design Guide for JacintoTM 7 Devices document describes hardware system design considerations for the JacintoTM 7 family of processors.This design guide is intended to be used as an aid during the development of application hardware. AM69A, AM69 SPRSP92C – FEBRUARY 2023 – REVISED JUNE 2024 www.ti.com 290 Submit Document Feedback Copyright © 2024 Texas Instruments Incorporated Product Folder Links: AM69A AM69 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |