TMP88CS38FG datasheet(78/226 Pages) TOSHIBA

78 / 226 page

TMP88CS38/CM38A/CP38A

2007-09-12

88CS38-78

Figure 2.7.4 Event Counter Mode Timing Chart

(3) Capture mode

In this mode, the pulse width, period and duty of the TC3 pin input are measured in

this mode, which can be used in decoding the remote control signals or distinguishing

AC 50/60 Hz, etc. The TC3 pin input can have its polarity changed between normal and

inverse by using the TC3ES Register.

a. If TC3ES

= “0” (Non-inverting input)

Once command operation has started, the counter free-runs on an internal

source clock.

When the falling edge of the TC3 pin input is detected, the counter value is

loaded into TC3DRB. When the rising edge is detected, the counter value is loaded

into TC3DRA, and the counter is cleared, generating an INTTC3 interrupt.

If the rising edge is detected right after command operation has started, no

capture to TC3DRB and an INTTC3 interrupt occurs only on capture to TC3DRA.

If a read instruction is executed for TC3DRB, the value that exists at the end of

the previous capture (immediately after a reset, “FF”) is read.

b. If TC3ES

= “1” (Inverse input)

Once command operation has started, the counter free-runs on an internal

clock.

When the rising edge of the TC3 pin input is detected, the counter value is

loaded into TC3DRB. When the falling edge is detected, the counter value is

loaded into TC3DRA, and the counter is cleared, generating an INTTC3 interrupt.

If the falling edge is detected right after command operation has started, the

counter value is not captured into TC3DRB and an INTTC3 interrupt occurs only

on capture to TC3DRA. If a read instruction is executed for TC3DRB, the value

that exists at end of the previous capture (immediately after a reset, “FF”) is read.

The minimum acceptable input pulse width is equal to the length of one source

clock period selected by TC3CR <TC3CK>.

Table 2.7.3 TC3INV-based Capture Input Edges

TC3ES

Capture into TC3DRB

Capture into TC3DRA

INTTC3 Interrupt

“0”

(Non-inverting input)

Falling edge

Rising edge

“1”

(Inverting input)

Rising edge

Falling edge

Note:

Capture of the TC3 pin input requires at least 1 cycle of the selected source clock.

Timer register

INTTC3 interrupt

TC3 pin input

Up counter

Match detect

Counter clear

Count start

− 1

TMP88CS38FG Datasheet(PDF) 78 Page - Toshiba Semiconductor

TMP88CS38FG Datasheet(HTML) 78 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL