| Electronic Components Datasheet Search |
|
ACT43750 Datasheet(PDF) 5 Page - Qorvo, Inc |
|
|
|||||||||||||||||||||||||||||
ACT43750 Datasheet(HTML) 5 Page - Qorvo, Inc |
|
5 / 43 page ![]() Data Sheet Rev. F, February 10, 2025 | Subject to change without notice 5 of 43 www.qorvo.com © 202 Qorvo US, Inc. All rights reserved. ACT43750 RF POL Drain-Switch Driver / Gate-bias Regulator ® PIN CONFIGURATION (pin removed) V50 1 PGND 2 AGND 3 XINT 4 V5 5 SDA 6 25 LSR 24 V12 23 GSW PGND Exposed PAD 22 VG 21 COMP 27 LSGD 26 LSGU 28 PGND SCL50 8 SDA50 9 20 GREF 29 CPL SCL 7 Figure 3: Pin Configuration – Top View – 37 pin QFN, 5 mm x 5mm, 0.4 mm pitch |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |