Electronic Components Datasheet Search
  English  ▼

X  

ACT4910 Datasheet(PDF) 24 Page - Qorvo, Inc

Part # ACT4910
Description  Power Loss Protection with 6A eFuse
PDF  37 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  QORVO [Qorvo, Inc]
Direct Link  https://www.qorvo.com/
Logo QORVO - Qorvo, Inc

ACT4910 Datasheet(HTML) 24 Page - Qorvo, Inc

Back Button ACT4910 Datasheet HTML 20Page - Qorvo, Inc ACT4910 Datasheet HTML 21Page - Qorvo, Inc ACT4910 Datasheet HTML 22Page - Qorvo, Inc ACT4910 Datasheet HTML 23Page - Qorvo, Inc ACT4910 Datasheet HTML 24Page - Qorvo, Inc ACT4910 Datasheet HTML 25Page - Qorvo, Inc ACT4910 Datasheet HTML 26Page - Qorvo, Inc ACT4910 Datasheet HTML 27Page - Qorvo, Inc ACT4910 Datasheet HTML 28Page - Qorvo, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 37 page
background image
Data Sheet Rev. E August 2021 | Subject to change without notice
24 of 37
www.qorvo.com
ACT4910
Power Loss Protection with 6A eFuse
®
The health check function can be enabled and disabled
by the DIS_HEALTH_CHK bit (0x1Fh [5]). It also can be
forced to perform a one-shot health check by the
FORCE_HLTHCHK bit (0x0Ah [1]). Forcing a single
health check is valid even when the DIS_HEALTH_CHK
bit =1. If set in continuous mode, the IC performs a
health check every 4 minutes. This timing can be
configured for every 8 minutes or 16 minutes by bits
SCALE_HCHK _2X and SCALE_HCHK _4X in register
0x27h [1:0].
The ACT4910 allows for very flexible health checking
routines by allowing the system to manually enable the
10mA
discharge
current
by
setting
the
EN_STR10mASINK bit = 1. In this situation, the system
manually turns the discharge current on and off. The
storage capacitor voltage threshold is still determined
by the HMON_THR register. This function is useful for
checking extremely large capacitor values which need
very long discharge times.
PG_THR
(Programmable)
VSTR
Initial Charge Health Testing
Top-Off
Maintain
V
10mA
50mA
I
200us
Programmable
Discharge Time
Programmable
Interval Time
t
t
0
0
Storage CapVoltage
Discharge Current
Figure 6: Storage Voltage at Different Stages
The register HMON_TSET [3:0] sets the health check
discharge time as shown in Table 7. This also allows the
use of the ADC to check the slope of the discharge and
calculate the capacitance.
Table 7: Health Check Discharge Time
HMON_TSET[2:0]
HMON_TSET[3] (ms)
0
1
000
2
384
001
4
512
010
8
640
011
16
768
100
32
896
101
64
1024
110
128
1152
111
256
1280
ADC MONITORING
General Description
The ACT4910 contains a built-in analog to digital con-
verter, ADC, which can be used to monitor five system
level parameters. These include input voltage, output
voltage, storage capacitor voltage, eFuse current, and
die temperature. It is a single 8 bit delta-sigma ADC that
uses an analog input multiplexer to select one of six
channels for the A/D conversion. The resulting digital
results are stored in six digital registers. A six to one
multiplexer connects one of the ADC output registers to
the user accessible register map.
ADC Configuration
The ACT4910 ADC is configured through the I2C
interface. It is enabled and disabled by the EN_ADC
register bit. The ADC has two conversion modes,
manual single-shot conversion and automatic polling
conversion.
Single-Shot Conversion
Configure the IC for single-shot conversion mode by
setting the following I2C bits in register 0x08h
ADC_ONE_SHOT = 1.
ADC_CH_SCAN = 0
EN_ADCBUF = 1
In single shot mode, the user defines the input channel
to be converted and then manually initiates the ADC
conversion. I2C bits ADC_CH_CONV [2:0] in register
0x08h select the input channel to be converted.
ADC_CH_READ [2:0] selects the ADC channel to be
read. These should be set to the same channel. The
user initiates an ADC read by writing a 1 into EN_ADC
in register 0x08h. When ADC conversion is complete,
the ADC_DATA_READY bit (register 0x07h [7]) is set to
1, nIRQ is asserted low, and EN_ADC automatically
changes back to 0. The uP can then read the status bits
to find that the ADC conversion is complete. The ADC
data are stored in ADC_DOUT [13:6] in register 0x05h.
nIRQ stays asserted low and the ADC_READY_BIT
stays equal to 1 until the ADC data is read. Reading the
ADC data automatically deasserts nIRQ. To initiate
another ADC conversion for the same channel, set
EN_ADC=1. To initiate an ADC conversion for another
channel,
change
ADC_CH_CONV
and
ADC_CH_READ to the appropriate channel and then
set EN_ADC=1.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com