Electronic Components Datasheet Search
  English  ▼

X  

33800 Datasheet(PDF) 35 Page - Freescale Semiconductor, Inc

Part # 33800
Description  Engine Control Integrated Circuit
PDF  39 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

33800 Datasheet(HTML) 35 Page - Freescale Semiconductor, Inc

Back Button 33800 Datasheet HTML 31Page - Freescale Semiconductor, Inc 33800 Datasheet HTML 32Page - Freescale Semiconductor, Inc 33800 Datasheet HTML 33Page - Freescale Semiconductor, Inc 33800 Datasheet HTML 34Page - Freescale Semiconductor, Inc 33800 Datasheet HTML 35Page - Freescale Semiconductor, Inc 33800 Datasheet HTML 36Page - Freescale Semiconductor, Inc 33800 Datasheet HTML 37Page - Freescale Semiconductor, Inc 33800 Datasheet HTML 38Page - Freescale Semiconductor, Inc 33800 Datasheet HTML 39Page - Freescale Semiconductor, Inc  
Zoom Inzoom in Zoom Outzoom out
 35 / 39 page
background image
Analog Integrated Circuit Device Data
Freescale Semiconductor
35
33800
TYPICAL APPLICATIONS
INTRODUCTION
TYPICAL APPLICATIONS
INTRODUCTION
Output OFF Open Load Fault
An Output OFF Open Load Fault is the detection and
reporting of an open load when the corresponding output is
disabled (input bit programmed to a logic low state). The
Output OFF Open Load Fault is detected by comparing the
drain-to-source voltage of the specific MOSFET output to an
internally generated reference. Each output has one
dedicated comparator for this purpose.
Each output has an internal pull-down current source or
resistor. The pull-down current sources are enabled on
power-up and must be enabled for Open Load Detect to
function. In cases were the Open Load Detect current is
disabled, the status bit will always respond with logic 0. The
device will only shut down the pull-down current in Sleep
Mode or when disabled via the SPI.
During output switching, especially with capacitive loads,
a false Output OFF Open Load Fault may be triggered. To
prevent this false fault from being reported, an internal fault
filter of 100µs to 450µs is incorporated. The duration for
which a false fault may be reported is a function of the load
impedance, RDS(ON), COUT of the MOSFET, as well as the
supply voltage, VPWR. The rising edge of CS triggers the built-
in fault delay timer. The timer must time out before the fault
comparator is enabled to detect a faulted threshold. Once the
condition causing the Open Load Fault is removed, the
device resumes normal operation. The Open Load Fault,
however, will be latched in the output SO Response register
for the MCU to read.
Under-voltage Shutdown
An under-voltage condition on VDD results in the global
shutdown of all outputs and reset of all control registers. The
under-voltage threshold is between 0.8 and 2.8V.
An under-voltage condition on VPWR also results in the
global shutdown of all outputs and reset of all control
registers. The under-voltage threshold is between 3.0 and
4.4V
Low-voltage condition (4.4V< VPWR <9.0V) will operate
per the command word, however status reported on SO pin
is not guaranteed and performance may be out of
specification limits.
Output Voltage Shutdown
An over voltage condition on VDD (> 7.0) may result in
permanent damage to the 33800. Over-voltage on the VPWR
pin will cause the 33800 to shut down until the voltage returns
to a normal value. Over voltage exceeding the maximum
recommended voltage (45V) may cause permanent damage
to the 33800.
Output Voltage Clamp
Each output of the 33800 incorporates an internal voltage
clamp to provide fast turn-OFF and transient protection of
each output. Each clamp independently limits the drain-to-
source voltage to 50V. The total energy clamped (EJ) can be
calculated by multiplying the current area under the current
curve (IA) times the clamp voltage (VCL) (see Figure 10).
Characterization of the output clamps, using a single pulse
non-repetitive method at 0.3A, indicates the maximum
energy to be 50mJ at 150
°C junction temperature per output.
.
Figure 10. Output Voltage Clamping
Reverse Battery Protection
The 33800 device requires external reverse battery
protection on the VPWR pin.
All outputs consist of a power MOSFET with an integral
substrate diode. During reverse battery condition, current will
flow through the load via the substrate diode. Under this
circumstance relays may energize and lamps will turn on. If
load reverse battery protection is desired, a diode must be
placed in series with the load.
Curren t
Area (IA )
Clamp Energy
(E
J
= I
A
x V
CL
)
Drain Voltage
Time
Dr ain-to-Source C lamp
Voltage (VCL = 45 V)
Drain Current
(I
D
= 0.3 A)
GND
Dr ain-to-Source ON
Voltage (VDS (O N))
50V)
Drain-to-Source Clamp
Voltage (VCL = 50V)
Drain-to-Source ON
Voltage (VDS(ON))
Drain Voltage
Clamp Energy
(EJ = IA x VCL)
GND
Time
Drain Current
(ID = 0.3A)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com