LPC3240 datasheet(71/80 Pages) NXP

Part #	LPC3240

Description	16/32-bit ARM microcontrollers; hardware floating-point coprocessor, USB On-The-Go, and EMC memory interface

PDF	80 Pages

Scroll/Zoom	100%

Manufacturer	NXP [NXP Semiconductors]

Direct Link	http://www.nxp.com

Logo

71 / 80 page

LPC3220_30_40_50

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 2.1 — 24 June 2014

71 of 80

NXP Semiconductors

LPC3220/30/40/50

16/32-bit ARM microcontrollers

12. Application information

12.1 Connecting the JTAG_NTRST pin

To ensure that pin JTAG_NTRST is LOW at POR, use one the following board design

options:

• Tie JTAG_NTRST LOW. In this case, you will not be able to use the JTAG port in a

production design. Tying JTAG_NTRST LOW does not affect normal operation (code

execution) of the part but does prevent JTAG access.

• Implement recommended circuit shown in Figure 24.

Fig 22.

SPI slave timing (CPHA = 0)

Fig 23.

SPI slave timing (CPHA = 1)

002aae458

TSPICYC

tSPICLKH

tSPICLKL

tSPIDSU

tSPIDH

tSPIQV

DATA VALID

tSPIOH

DATA VALID

SPI1/2_CLK or

SCK0/1 (CPOL = 0)

SPI1/2_CLK or

SCK0/1 (CPOL = 1)

SPI1/2_DATAIO or

MOSI0/1

SPI1/2_DATAIN or

MISO0/1

002aae459

TSPICYC

tSPICLKH

tSPICLKL

tSPIDSU

tSPIDH

tSPIQV

DATA VALID

tSPIOH

DATA VALID

SPI1/2_CLK or

SCK0/1 (CPOL = 0)

SPI1/2_CLK or

SCK0/1 (CPOL = 1)

SPI1/2_DATAIO or

MOSI0/1

SPI1/2_DATAIN or

MISO0/1

LPC3240 Datasheet(PDF) 71 Page - NXP Semiconductors

LPC3240 Datasheet(HTML) 71 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

Datasheet Download

Link URL