LAN8804D datasheet(19/89 Pages) MICROCHIP

19 / 89 page

LAN8804D

DS00003591K-page 19

TABLE 3-6:

JTAG PINS

Name

Symbol

Buffer

Type

Description

JTAG Mux Select

TMS

SRL

JTAG test mode select

JTAG Clock

TCK

SRL

JTAG test clock

JTAG Data Input

TDI

SRL

JTAG data input

JTAG Data

Output

TDO

SRL

JTAG data output

TABLE 3-7:

CONFIGURATION STRAP INPUT PINS

Name

Symbol

Buffer

Type

Description

PHY Base

Address

Configuration

Straps

PHYAD[4:0]

VIS

Configures the PHY Management base address, used with

MDIO bus transactions. The PHY base address, PHYAD[4:0],

is sampled and latched at power-up/reset and is configurable

to any value from 0 to 1Fh. Each PHY address bit is configured

as follows:

Pulled-up = 1

Pulled-down = 0

The addresses of each of the 4 PHYs are the base value, as

defined by PHYAD[4:0], plus offsets of 0, 1, 2 and 3. Refer to

Section 3.3.2, "PHY Address (PHYAD[4:0])" for additional

information.

Note:

PHYAD[4:0] must never be greater than ‘h1C.

LED Polarity

Configuration

Straps

PORT0_LED1_POL

PORT0_LED2_POL

PORT1_LED1_POL

PORT1_LED2_POL

PORT2_LED1_POL

PORT2_LED2_POL

PORT3_LED1_POL

PORT3_LED2_POL

VIS

Configures LED polarity as Active High or Active Low. Since

the LED pins are shared with configuration straps, the default

polarity of the LED pins is determined during strap loading.

If the strap value on a pin is a 0, the LED is set as active high

(PORTx_LEDy_POL = 1), since it is assumed that a LED to

ground is used as the pull-down.

Note:

When using a LED as a pull-down strap, an exter-

nal supplemental pull-down resistor may be

needed to ensure a valid low level.

If the strap value on a pin is 1, the LED is set as active low

(PORTx_LEDy_POL = 0), since it is assumed that a LED to

VDDIO is used as the pull-up.

Refer to Section 3.3.5, "LED Polarity

(PORT[3:0]_LED[2:1]_POL)" for additional information.

Device Mode

Configuration

Straps

MODE_SEL[4:0]

VIS

Configures the specific functional mode of all PHYs. The

MODE[4:0] configuration straps are sampled and latched at

power-up/reset and are defined in Section 3.3.1, "Device Mode

Select (MODE_SEL[4:0])".

LAN8804D Datasheet(PDF) 19 Page - Microchip Technology

LAN8804D Datasheet(HTML) 19 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89

Datasheet Download

Link URL