SH7124 datasheet(167/782 Pages) RENESAS

167 / 782 page

Section 8 Bus State Controller (BSC)

Rev. 3.00 Sep. 27, 2007 Page 147 of 758

REJ09B0243-0300

Section 8 Bus State Controller (BSC)

The bus state controller (BSC) controls data transmission and reception between the internal buses

(L bus, I bus, and peripheral bus) and also controls the CPU’s access to the on-chip FLASH, on-

chip RAM, and on-chip peripheral I/O.

8.1

Features

• On-chip FLASH and RAM interface

 32-bit data access per one clock cycle (I φ synchronous)

8.2

Address Map

The address map is listed in table 8.1.

Table 8.1

Address Map

Size

Address

Type of Memory

128 Kbytes

Version

64 Kbytes

Version

32 Kbytes

Version

Bus

Width

H'00000000 to H'00007FFF

32 Kbytes

H'00008000 to H'0000FFFF

64 Kbytes

H'00010000 to H'0001FFFF

On-chip FLASH

128 Kbytes

Reserved

H'00020000 to H'83FFFFFF

Reserved



H'84000000 to H'84007FFF

32 Kbytes

H'84008000 to H'8400FFFF

64 Kbytes

H'84010000 to H'8401FFFF

On-chip FLASH

programming area

128 Kbytes

Reserved

H'84020000 to H'FFFF9FFF

Reserved



H'FFFFA000 to H'FFFFBFFF

On-chip RAM

8 Kbytes

H'FFFFC000 to H'FFFFFFFF

On-chip peripheral

I/O



8/16

8.3

Access to on-chip FLASH and on-chip RAM

Access to the on-chip FLASH for read is synchronized with I

φ clock and is executed in one clock

cycle. For details on programming and erasing, see section 17, Flash Memory.

SH7124 Datasheet(PDF) 167 Page - Renesas Technology Corp

SH7124 Datasheet(HTML) 167 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL