Electronic Components Datasheet Search
  English  ▼

X  

21150 Datasheet(PDF) 13 Page - Intel Corporation

Part # 21150
Description  PCI-to-PCI Bridge
PDF  164 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTEL [Intel Corporation]
Direct Link  http://www.intel.com
Logo INTEL - Intel Corporation

21150 Datasheet(HTML) 13 Page - Intel Corporation

Back Button 21150 Datasheet HTML 9Page - Intel Corporation 21150 Datasheet HTML 10Page - Intel Corporation 21150 Datasheet HTML 11Page - Intel Corporation 21150 Datasheet HTML 12Page - Intel Corporation 21150 Datasheet HTML 13Page - Intel Corporation 21150 Datasheet HTML 14Page - Intel Corporation 21150 Datasheet HTML 15Page - Intel Corporation 21150 Datasheet HTML 16Page - Intel Corporation 21150 Datasheet HTML 17Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 164 page
background image
21150
Preliminary Datasheet
5
1.2
Data Path
The data path consists of a primary-to-secondary data path for transactions and data flowing in the
downstream direction and a secondary-to-primary data path for transactions and data flowing in the
upstream direction.
Both data paths have the following queues:
• Posted write queue
• Delayed transaction queue
• Read data queue
To prevent deadlocks and to maintain data coherency, a set of ordering rules is imposed on the
forwarding of posted and delayed transactions across the 21150. The queue structure, along with
the order in which the transactions in the queues are initiated and completed, supports these
ordering requirements. Section 6.0 describes the 21150 ordering rules in detail.
See Section 4.0 for a detailed description of 21150 PCI bus operation.
Figure 4 shows the 21150 data path for the downstream direction, and the following sections
describe the data path queues.
Secondary-to-Primary Data Path
Data path for data received on the secondary interface and
driven on the primary interface. This block is used for write
transactions initiated on the secondary PCI bus and for
returning read data for read transactions initiated on the
primary PCI bus. This block contains logic to store and, for
posted write transactions, to increment the address of the
current transaction. This block also performs bus
command and configuration address format translations
Configuration Registers
Configuration space registers and corresponding control
logic. These registers are accessible from the primary
interface only.
Secondary Bus Arbiter Control
Logic for secondary bus arbitration. This block receives
s_req_l<8:0>, as well as the 21150 secondary bus request,
and drives one of the s_gnt_l<8:0> lines or the 21150
secondary bus grant.
Table 1.
21150 Functional Blocks (Sheet 2 of 2)
Figure 4. 21150 Downstream Data Path
LJ-04634.AI4
s_ad
Delayed
Transaction
Queue
Address
Control
Delayed Read Data Queue
Posted Write Data Queue



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com