Electronic Components Datasheet Search
  English  ▼

X  

21150 Datasheet(PDF) 37 Page - Intel Corporation

Part # 21150
Description  PCI-to-PCI Bridge
PDF  164 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTEL [Intel Corporation]
Direct Link  http://www.intel.com
Logo INTEL - Intel Corporation

21150 Datasheet(HTML) 37 Page - Intel Corporation

Back Button 21150 Datasheet HTML 33Page - Intel Corporation 21150 Datasheet HTML 34Page - Intel Corporation 21150 Datasheet HTML 35Page - Intel Corporation 21150 Datasheet HTML 36Page - Intel Corporation 21150 Datasheet HTML 37Page - Intel Corporation 21150 Datasheet HTML 38Page - Intel Corporation 21150 Datasheet HTML 39Page - Intel Corporation 21150 Datasheet HTML 40Page - Intel Corporation 21150 Datasheet HTML 41Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 37 / 164 page
background image
21150
Preliminary Datasheet
29
The 21150 responds only to dual address transactions that use the following transaction command
codes:
• Memory write
• Memory write and invalidate
• Memory read
• Memory read line
• Memory read multiple
Use of other transaction codes may result in a master abort.
Any memory transactions addressing the first 4GB space should use a single address phase; that is,
the high 32 bits of a dual address transaction should never be 0.
4.3
Device Select (DEVSEL#) Generation
The 21150 always performs positive address decoding when accepting transactions on either the
primary or secondary buses. The 21150 never subtractively decodes. Medium DEVSEL# timing is
used on both interfaces.
4.4
Data Phase
The address phase or phases of a PCI transaction are followed by one or more data phases. A data
phase is completed when IRDY# and either TRDY# or STOP# are asserted. A transfer of data
occurs only when both IRDY# and TRDY# are asserted during the same PCI clock cycle. The last
data phase of a transaction is indicated when FRAME# is deasserted and both TRDY# and IRDY#
are asserted, or when IRDY# and STOP# are asserted. See Section 4.8 for further discussion of
transaction termination.
Depending on the command type, the 21150 can support multiple data phase PCI transactions. For
a detailed description of how the 21150 imposes disconnect boundaries, see Section 4.5.4 for a
description of write address boundaries and Section 4.6.3 for a description of read address
boundaries.
4.5
Write Transactions
Write transactions are treated as either posted write or delayed write transactions. Table 16 shows
the method of forwarding used for each type of write operation.
Table 16. Write Transaction Forwarding
Type of Transaction
Type of Forwarding
Memory write
Posted
Memory write and invalidate
Posted
I/O write
Delayed
Type 1 configuration write
Delayed



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com