21150 datasheet(39/164 Pages) INTEL

39 / 164 page

21150

Preliminary Datasheet

The 21150 ends the transaction on the target bus when one of the following conditions is met:

• All posted write data has been delivered to the target.

• The target returns a target disconnect or target retry (the 21150 starts another transaction to

deliver the rest of the write data).

• The target returns a target abort (the 21150 discards remaining write data).

• The master latency timer expires, and the 21150 no longer has the target bus grant (the 21150

starts another transaction to deliver remaining write data).

Section 4.8.3.2 provides detailed information about how the 21150 responds to target termination

during posted write transactions.

Figure 6. Flow-Through Posted Memory Write Transaction

86%

LJ-04843.AI4

p_frame_l

p_cbe_l

p_ad

p_irdy_l

p_devsel_l

p_trdy_l

p_stop_l

s_frame_l

s_cbe_l

s_ad

s_irdy_l

s_devsel_l

s_trdy_l

s_stop_l

p_clk

s_clk

Cycle

CY0

< 15ns >

CY1

CY2

CY3

CY4

CY5

CY6

CY7

CY8

CY10

CY9

CY11

CY12

CY13

CY14

CY15

CY16

CY17

Addr

Data

Byte Enables

Addr

Data

21150 Datasheet(PDF) 39 Page - Intel Corporation

21150 Datasheet(HTML) 39 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL