HD404324FS datasheet(75/103 Pages) RENESAS

75 / 103 page

HD404054 Series/HD404094 Series

Bit

Initial value

Read/Write

Bit name

—

Not used

—

Not used

SM1B0

Undefined

SM1B1

SM1B0

Serial clock division ratio

Prescaler output divided by 2

Prescaler output divided by 4

Serial mode register 1B (SM1B: $028)

SM1B1

Output level control in idle states

Low level

High level

Figure 54 Serial Mode Register 1B (SM1B)

Serial Data Register 1 (SR1L: $006, SR1U: $007): This register has the following functions (figures 55

and 56)

• Serial interface 1 transmission data write and shift

• Serial interface 1 receive data shift and read

Writing data in this register is output from the SO

1 pin, LSB first, synchronously with the falling edge of

the transmit clock; data is input, LSB first, through the SI

1 pin at the rising edge of the transmit clock.

Input/output timing is shown in figure 57.

Data cannot be read or written during serial data transfer. If a read/write occurs during transfer, the

accuracy of the resultant data cannot be guaranteed.

Bit

Initial value

Read/Write

Bit name

Undefined

R/W

SR13

Undefined

R/W

SR12

Undefined

R/W

SR10

Undefined

R/W

SR11

Serial data register 1(lower digit) (SR1L: $006)

Figure 55 Serial Data Register 1 (SR1L)

Bit

Initial value

Read/Write

Bit name

Undefined

R/W

SR17

Undefined

R/W

SR16

Undefined

R/W

SR14

Undefined

R/W

SR15

Serial data register 1(upper digit) (SR1U: $007)

Figure 56 Serial Data Register 1 (SR1U)

HD404324FS Datasheet(PDF) 75 Page - Renesas Technology Corp

HD404324FS Datasheet(HTML) 75 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL