Electronic Components Datasheet Search
  English  ▼

X  

HD404324FS Datasheet(PDF) 8 Page - Renesas Technology Corp

Part # HD404324FS
Description  microcomputer designed to increase program productivity
PDF  103 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

HD404324FS Datasheet(HTML) 8 Page - Renesas Technology Corp

Back Button HD404324FS Datasheet HTML 4Page - Renesas Technology Corp HD404324FS Datasheet HTML 5Page - Renesas Technology Corp HD404324FS Datasheet HTML 6Page - Renesas Technology Corp HD404324FS Datasheet HTML 7Page - Renesas Technology Corp HD404324FS Datasheet HTML 8Page - Renesas Technology Corp HD404324FS Datasheet HTML 9Page - Renesas Technology Corp HD404324FS Datasheet HTML 10Page - Renesas Technology Corp HD404324FS Datasheet HTML 11Page - Renesas Technology Corp HD404324FS Datasheet HTML 12Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 103 page
background image
HD404054 Series/HD404094 Series
6
Memory Map
ROM Memory Map
The ROM memory map is shown in figure 1 and described below.
Vector Address Area ($0000–$000F): Reserved for JMPL instructions that branch to the start addresses
of the reset and interrupt routines. After MCU reset or an interrupt, program execution continues from the
vector address.
Zero-Page Subroutine Area ($0000–$003F): Reserved for subroutines. The program branches to a
subroutine in this area in response to the CAL instruction.
Pattern Area ($0000–$0FFF): Contains ROM data that can be referenced with the P instruction.
Program Area ($0000–$07FF (HD404052, HD40A4052, HD404092), $0000–$0FFF (HD404054,
HD40A4054, HD4074054, HD404094, HD4074094)): Used for program coding.
0
15
16
63
64
2047
0
$000F
$07FF
$003F
$0040
Vector address
Zero-page subroutine
(64 words)
Program & Pattern
2048 words
(HD404052, HD40A4052,
HD404092)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
$0000
$0000
$0001
$0002
$0003
$0004
$0005
$0006
$0007
$0008
$0009
$000A
$000B
$000C
$000D
$000E
$000F
0
1
JMPL instruction
(Jump to
RESET, STOPC routine)
JMPL instruction
(Jump to
INT routine)
JMPL instruction
(Jump to timer A routine)
JMPL instruction
(Jump to timer D, routine)
JMPL instruction
(Jump to
INT routine)
JMPL instruction
(Jump to serial 1 routine)
JMPL instruction
(Jump to timer C, routine)
Not used
$0010
4096 words
(HD404054, HD40A4054,
HD4074054,HD404094,
HD4074094)
4095
$0FFF
Figure 1 ROM Memory Map
RAM Memory Map
The MCU contains a 512-digit
× 4-bit RAM area consisting of a memory register area, a data area, and a
stack area. In addition, an interrupt control bits area, special register area, and register flag area are mapped
onto the same RAM memory space as a RAM-mapped register area outside the above areas. The RAM
memory map is shown in figure 2 and described as follows.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com