4518 datasheet(110/160 Pages) RENESAS

110 / 160 page

Skip condition

Number of

cycles

Number of

words

Instruction

code

Flag CY

Skip condition

Number of

cycles

Number of

words

Instruction

code

Flag CY

Skip condition

Number of

cycles

Number of

words

Instruction

code

Flag CY

Skip condition

Number of

cycles

Number of

words

Instruction

code

Flag CY

Rev.3.01

2005.06.15

page 110 of 157

REJ03B0008-0301

4518 Group

TABP p (Transfer data to Accumulator and register B from Program memory in page p)

0010p5

–

Grouping:

Arithmetic operation

Operation:

(SP)

← (SP) + 1

(SK(SP))

← (PC)

(PCH)

← p

(PCL)

← (DR2–DR0, A3–A0)

(DR2)

← 0

(DR1, DR0)

← (ROM(PC))9, 8

(B)

← (ROM(PC))7–4

(A)

← (ROM(PC))3–0

(PC)

← (SK(SP))

(SP)

← (SP) – 1

Description: Transfers bits 9 and 8 to register D, bits 7 to 4

to register B and bits 3 to 0 to register A.

These bits 7 to 0 are the ROM pattern in ad-

dress (DR2 DR1 DR0 A3 A2 A1 A0)2 specified

by registers A and D in page p.

Note: p is 0 to 15 for M34518M2, and p is 0 to 31 for

M34518M6, p is 0 to 47 for M34518M6, and p is 0 to

63 for M34518M8E8.

When this instruction is executed, be careful not to over

the stack because 1 stage of stack register is used.

TABE (Transfer data to Accumulator and register B from register E)

0000101010

02A

––

Grouping:

Description: Transfers the high-order 4 bits (E7–E4) of

of register E to register A.

Operation:

(B)

← (E7–E4)

(A)

← (E3–E0)

TABAD (Transfer data to Accumulator and register B from register AD)

1001111001

279

––

Grouping:

A/D conversion operation

Description: In the A/D conversion mode (Q13 = 0), trans-

fers the high-order 4 bits (AD9–AD6) of

der 4 bits (AD5–AD2) of register AD to

transfers the middle-order 4 bits (AD7–AD4)

of register AD to register B, and the low-order

4 bits (AD3–AD0) of register AD to register A.

Operation:

In A/D conversion mode (Q13 = 0),

(B)

← (AD9–AD6)

(A)

← (AD5–AD2)

In comparator mode (Q13 = 1),

(B)

← (AD7–AD4)

(A)

← (AD3–AD0)

(Q13 : bit 3 of A/D control register Q1)

TAB4 (Transfer data to Accumulator and register B from timer 4)

1001110011

273

–

Grouping:

Timer operation

Description: Transfers the high-order 4 bits (T47–T44) of

timer 4 to register B.

Transfers the low-order 4 bits (T43–T40) of

timer 4 to register A.

Operation:

(B)

← (T47–T44)

(A)

← (T43–T40)

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

4518 Datasheet(PDF) 110 Page - Renesas Technology Corp

4518 Datasheet(HTML) 110 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL