| Electronic Components Datasheet Search |
|
HD64F36034 Datasheet(PDF) 68 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
HD64F36034 Datasheet(HTML) 68 Page - Renesas Technology Corp |
|
68 / 592 page ![]() Section 2 CPU Rev. 4.00 Mar. 15, 2006 Page 36 of 556 REJ09B0026-0400 2.5.2 Effective Address Calculation Table 2.12 indicates how effective addresses are calculated in each addressing mode. In this LSI, the upper 8 bits of the effective address are ignored in order to generate a 16-bit effective address. Table 2.12 Effective Address Calculation (1) No 1 r op 31 0 23 2 3 Register indirect with displacement @(d:16,ERn) or @(d:24,ERn) 4 r op disp r op rm op rn 31 0 0 r op 23 0 31 0 disp 31 0 31 0 23 0 23 0 Addressing Mode and Instruction Format Effective Address Calculation Effective Address (EA) Register direct(Rn) General register contents General register contents General register contents General register contents Sign extension Register indirect(@ERn) Register indirect with post-increment or pre-decrement •Register indirect with post-increment @ERn+ •Register indirect with pre-decrement @-ERn 1, 2, or 4 1, 2, or 4 Operand is general register contents. The value to be added or subtracted is 1 when the operand is byte size, 2 for word size, and 4 for longword size. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |