SH7124 datasheet(84/774 Pages) RENESAS

84 / 774 page

Section 4 Clock Pulse Generator (CPG)

Rev. 4.00 Jul. 25, 2008 Page 64 of 750

REJ09B0243-0400

4.4.2

Oscillation Stop Detection Control Register (OSCCR)

OSCCR is an 8-bit readable/writable register that has an oscillation stop detection flag and selects

flag status output to an external pin. OSCCR can be accessed only in bytes.

Bit:

Initial value:

R/W:

7654321

00000000

RRRRRRR

R/W

-----

OSC

STOP

OSC

ERS

Bit

Bit Name

Initial

Value

R/W

Description

7 to 3



All 0

Reserved

These bits are always read as 0. The write value should

always be 0.

OSCSTOP 0

Oscillation Stop Detection Flag

[Setting condition]

• When a stop in the clock input is detected during

normal operation

[Clearing condition]

• By a power-on reset input through the RES pin



Reserved

This bit is always read as 0. The write value should

always be 0.

OSCERS

R/W

Oscillation Stop Detection Flag Output Select

Selects whether to output the oscillation stop detection

flag signal through the

WDTOVF pin.

0: Outputs only the WDT overflow signal through the

WDTOVF pin

1: Outputs the WDT overflow signal and the oscillation

stop detection flag signal through the

WDTOVF pin

SH7124 Datasheet(PDF) 84 Page - Renesas Technology Corp

SH7124 Datasheet(HTML) 84 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL