SH7124 datasheet(96/774 Pages) RENESAS

96 / 774 page

Section 5 Exception Handling

Rev. 4.00 Jul. 25, 2008 Page 76 of 750

REJ09B0243-0400

4. The values fetched from the exception handling vector table are set in PC and SP, then the

program starts.

Be certain to always perform power-on reset exception handling when turning the system power

on.

Power-On Reset by WDT: When WTCNT of the WDT overflows while a setting is made so that

a power-on reset can be generated in watchdog timer mode of the WDT, this LSI enters the

power-on reset state.

The frequency control register (FRQCR) in the clock pulse generator (CPG) and the watchdog

timer (WDT) registers are not initialized by a reset generated by the WDT (these registers are only

initialized by a power-on reset from the

RES pin).

If a reset caused by the signal input on the

RES pin and a reset caused by a WDT overflow occur

simultaneously, the

RES pin reset has priority, and the WOVF bit in RSTCSR is cleared to 0.

When the power-on reset exception handling caused by the WDT is started, the CPU operates as

follows:

1. The initial value (execution start address) of the program counter (PC) is fetched from the

exception handling vector table.

2. The initial value of the stack pointer (SP) is fetched from the exception handling vector table.

3. The vector base register (VBR) is cleared to H'00000000 and the interrupt mask bits (I3 to I0)

of the status register (SR) are set to H'F (B'1111).

4. The values fetched from the exception handling vector table are set in the PC and SP, then the

program starts.

5.2.3

Manual Reset

When the

RES pin is high and the MRES pin is driven low, the LSI becomes to be a manual reset

state. To reliably reset the LSI, the

MRES pin should be kept at low for at least the duration of the

oscillation settling time that is set in WDT when in software standby mode (when the clock is

halted) or at least 20 t

cyc when the clock is operating. During manual reset, the CPU internal status

is initialized. Registers of on-chip peripheral modules are not initialized. See appendix A, Pin

States, for the status of individual pins during manual reset mode.

In the manual reset status, manual reset exception processing starts when the

MRES pin is first

kept low for a set period of time and then returned to high. The CPU will then operate in the same

procedures as described for power-on resets.

SH7124 Datasheet(PDF) 96 Page - Renesas Technology Corp

SH7124 Datasheet(HTML) 96 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL