Electronic Components Datasheet Search
  English  ▼

X  

SH7713 Datasheet(PDF) 554 Page - Renesas Technology Corp

Part # SH7713
Description  Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7700 Series
PDF  904 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7713 Datasheet(HTML) 554 Page - Renesas Technology Corp

Back Button SH7713 Datasheet HTML 550Page - Renesas Technology Corp SH7713 Datasheet HTML 551Page - Renesas Technology Corp SH7713 Datasheet HTML 552Page - Renesas Technology Corp SH7713 Datasheet HTML 553Page - Renesas Technology Corp SH7713 Datasheet HTML 554Page - Renesas Technology Corp SH7713 Datasheet HTML 555Page - Renesas Technology Corp SH7713 Datasheet HTML 556Page - Renesas Technology Corp SH7713 Datasheet HTML 557Page - Renesas Technology Corp SH7713 Datasheet HTML 558Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 554 / 904 page
background image
Section 15 Realtime Clock (RTC)
Rev.1.50 Aug. 30, 2006 Page 514 of 860
REJ09B0288-0150
15.3.9
Second Alarm Register (RSECAR)
RSECAR is an alarm register corresponding to the second counter RSECCNT of the RTC. When
the ENB bit is set to 1, a comparison with the RSECCNT value is performed. From among
RSECAR/RMINAR/RHRAR/RWKAR/RDAYAR/RMONAR, the counter and alarm register
comparison is performed only on those with ENB bits and the YAEN bit in RCR3 set to 1, and if
each of those coincide, an RTC alarm interrupt is generated.
The range of second alarm which can be set is 0 to 59 (decimal). Errant operation will result if any
other value is set.
RSECAR is an 8-bit readable/writable register. The ENB bit in RSECAR is initialized to 0 by a
power-on reset. The remaining RSECAR fields are not initialized by a power-on reset or manual
reset, or in standby mode.
Bit
Bit Name
Initial Value
R/W
Description
7
ENB
0
R/W
Second Alarm Enable
Specifies whether comparison of RSECCNT and
RSECAR is performed as an alarm condition.
0: Not compared
1: Compared
6 to 4
R/W
Setting value for 10-unit of second alarm in the
BCD-code.
The range can be set from 0 to 5 (decimal).
3 to 0
R/W
Setting value for 1-unit of second alarm in the
BCD-code.
The range can be set from 0 to 9 (decimal).
15.3.10
Minute Alarm Register (RMINAR)
RMINAR is an alarm register corresponding to the minute counter RMINCNT. When the ENB bit
is set to 1, a comparison with the RMINCNT value is performed. From among
RSECAR/RMINAR/RHRAR/RWKAR/RDAYAR/RMONAR, the counter and alarm register
comparison is performed only on those with ENB bits and the YAEN bit in RCR3 set to 1, and if
each of those coincide, an RTC alarm interrupt is generated.
The range of minute alarm which can be set is 0 to 59 (decimal). Errant operation will result if any
other value is set.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com