| Electronic Components Datasheet Search |
|
SH7713 Datasheet(PDF) 599 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
SH7713 Datasheet(HTML) 599 Page - Renesas Technology Corp |
|
599 / 904 page ![]() Section 16 Serial Communication Interface with FIFO (SCIF) Rev.1.50 Aug. 30, 2006 Page 559 of 860 REJ09B0288-0150 16.4 Operation 16.4.1 Overview The SCIF can carry out serial communication in asynchronous mode, in which synchronization is achieved character by character, and in clock synchronous mode, in which synchronization is achieved with clock pulses. 16-stage FIFO buffers are provided for both transmission and reception, reducing the CPU overhead and enabling fast, continuous communication to be performed. Also, the RTS and CTS signals are included as modem control signals. Transfer format is selected by SCSMR. This is shown in table 16.3. The SCIF clock source is determined by the combination of the C/ A bit in SCSMR and the CKE1 and CKE0 bits in SCSCR. This is shown in table 16.4. Asynchronous Mode • Data length: Choice of 7 or 8 bits • Choice of parity addition and addition of 1 or 2 stop bits (the combination of these parameters determines the transfer format and character length) • Detection of framing errors, parity errors, overrun errors, receive-FIFO-data-full state, receive- data-ready state, and breaks, during reception • Indication of the number of data bytes stored in the transmit and receive FIFO registers • The SCIF clock source: Choice of internal or external clock When internal clock is selected: The SCIF operates on the baud rate generator clock. When external clock is selected: Clock with frequency16 times the bit rate must be input. (The on-chip baud rate generator is not used.) Clock synchronous Mode • Transfer format: Fixed to 8-bit data • Detection of overrun errors during reception • The SCIF clock source: Choice of internal or external clock When internal clock is selected: The SCIF operates on the baud rate generator clock and outputs the synchronous clock When external clock is selected: The SCIF operates on the input synchronous clock. The on- chip baud rate generator is not used. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |